

# Real Time Clock Handbook

THOUDES 3 COOKS

MTpibanA REAL TIME CLOCK HANDBOOK 1993 Edition TROPICTM

IBM®, PC-AT® and PC-XT® are registered trademarks of International Business Machines Corporation.

Microsoft™ is a trademark of Microsoft Corporation.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR BYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR COR-PORATION As used besein.

3-Volt Low Voltage Real Time Clocks

Real Time Clocks and

Timer Clock Peripherals

Application Notes

listional Semiconductor Corporation, 2900 Semiconductor Drive, P.O. Box 58030, Santa Clara, California 95052-8060 1-800-272-9959

Appendices/Physical Dimensions

#### **TRADEMARKS**

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

**ABICTM** E-Z-LINKTM MOLETM SCXTM Abuseable™ FACTTM MPATM SERIES/800TM Anadig™ FACT Quiet Series™ MSTTM Series 32000® APPSTM FAIRCADTM SIMPLE SWITCHERTM Naked-8TM ARI1TM FairtechTM National® SofChekTM **ASPECTTM** National Semiconductor® SONICTM FAST® AT/LANTICTM **FASTrTM** National Semiconductor SPIKeTM FlashTM SPIRETM Auto-Chem Deflasher™ Corp.® NAX 800TM **GENIXTM** Staggered RefreshTM BI-FETTM GNXTM Nitride Plus™ STARTM BI-FET IITM **GTOTM** Nitride Plus Oxide™ Starlink<sup>TM</sup> STARPLEXTM **NMLTM** BI-LINETM HEX 3000™ **BIPLANTM HPCTM NOBUSTM** ST-NICTM HyBal<sup>TM</sup> BLCTM NSC800TM SuperATTM . BLXTM 13L® **NSCISETM** Super-Block™ ВМАСТМ **ICMTM** NSX-16TM SuperChip<sup>TM</sup> Brite-Lite™ Integral ISETM NS-XC-16TM SuperScript<sup>TM</sup> BSITM IntelisplayTM **NTERCOMTM** SYS32TM Inter-LERICTM TapePak® BSI-2TM NURAMTM TDSTM CDDTM Inter-RICTM **OPALTM** CGSTM ISETM OXISSTM TeleGate™ CIMTM ISE/06TM P2CMOSTM The National Anthem® **CIMBUSTM** ISE/08TM Perfect Watch™ TLCTM CLASICTM ISE/16TM PLANTM Trapezoidal<sup>TM</sup> COMBO® ISE32TM PLANARTM TRI-CODETM TRI-POLYTM COMBO ITM **ISOPLANARTM** PLAYERTM **СОМВО ІІТМ** ISOPLANAR-ZTM PLAYER + TM TRI-SAFETM COPS™ microcontrollers LERICTM Plus-2TM TRI-STATE® CRDTM **LMCMOSTM** Polycraft<sup>TM</sup> **TROPICTM** DA4TM M2CMOSTM POPTM Tropic Pele'TM DENSPAKTM Macrobus<sup>TM</sup> Power + Control<sup>TM</sup> Tropic Reef™ DIBTM TURBOTRANSCEIVER\*\* Macrocomponent<sup>TM</sup> POWERplanar<sup>TM</sup> DISCERNTM MACSITM QSTM VIPTM MAPLTM DISTILLTM QUAD3000TM VR32TM DNR® MAXI-ROM® QUIKLOOKTM **WATCHDOGTM** DPVMTM Microbus™ data bus RATTM **XMOSTM** E2CMOSTM MICRO-DACTM RICTM **XPUTM ELSTARTM** µtalker™ RICKITTM ZSTARTM Embedded System Microtalker<sup>TM</sup> RTX16TM 883B/RETSTM Processor<sup>TM</sup> MICROWIRETM SCANTM 883S/RETSTM

IBM®, PC-AT® and PC-XT® are registered trademarks of International Business Machines Corporation. Microsoft™ is a trademark of Microsoft Corporation. Z80® is a registered trademark of Zilog Corporation.

MICROWIRE/PLUSTM

#### LIFE SUPPORT POLICY

ЕРТМ

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 1-800-272-9959 TWX (910) 339-9240

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry or specifications.

Section 1 3-Volt Low Voltage Real Time Clocks	
LV8571A Low Voltage Timer Clock Peripheral (TCP)	66MM 1-30-MA
LV8572A Low Voltage Real Time Clock (RTC)	
0S-ELV8573A Low Voltage Real Time Clock (RTC)	0 bmd-4410
Section 2 Real Time Clocks will you of prince A smiT-lee A eldslie A abbA OAYSSAM	AN-365 The N
20 ETCP/RTC Family Comparisons	8 bbA 2-3-MA
DP8570A Timer Clock Peripheral (TCP)	ndilsO 2-53-MA
02-E DP8571A Timer Clock Peripheral (TCP)	2-28 MA
DP8572A/DP8572AM Real Time Clock (RTC)	01X012-510-1/1A
DP8573A Real Time Clock (RTC)	2-718-MA
88-8 MM58274C-12 Microprocessor Compatible Real Time Clock	2-86
MM58274C Microprocessor Compatible Real Time Clock	
MM58174A Microprocessor Compatible Real Time Clock	2-112 MA
80 8 MM58 167B Microprocessor Real Time Clock	2-119
NS32FX211 Microprocessor Compatible Real Time Clock	2-128
Section 2 Application Notes	
AN-353 MM58167B Real Time Clock Design Guide	DP8 3-3
AN-359 The MM58174A Real Time Clock in a Battery Backed-Up Design Provides	DP8572AM R
Reliable Clock and Calendar Functions	3-20
AN-365 The MM58274C Adds Reliable Real-Time Keeping to Any Microprocessor	LV8571A Low
	3-29
System AN-588 Calibration of the DP8570A Family	3-45
AN-589 DP8570A Timer Clock Peripheral Test Mode and Test Considerations	3-50
AN-595 Flexible Timers on the DP8570A and DP8571A	3-54
AB-43 Typical DP8570A Interface to the IBM PC/XT for the Purpose of Engineering	M OPTERONINI
Evaluation	3-60
AN-443 Add a Hardware Clock/Calendar to Your IBM PC	3-62
AN-893 Using External Oscillators for the DP857X Real Time Clocks with the Battery	
Backed Mode Selected	3-83
AN-894 DP8570A Experiments to Test the Low Battery Bit or Generate a Periodic	
Interrupt	3-86
AN-895 Change the Battery on any DP857X Family Member Using Software without	
Losing Time	3-95
Section 4 Physical Dimensions/Appendices	
Physical Dimensions	4-3
Bookshelf	

Distributors

# Alpha-Numeric Index

AB-43 Typica	al DP8570A Interface to the IBM PC/XT for the Purpose of Engineering
Evaluation	1
AN-353 MM	58167B Real Time Clock Design Guide
AN-359 The	MM58174A Real Time Clock in a Battery Backed-Up Design Provides Reliable ASTORVA
	Calendar Functions
	MM58274C Adds Reliable Real-Time Keeping to Any Microprocessor System3-29
	a Hardware Clock/Calendar to Your IBM PC
	oration of the DP8570A Family
	570A Timer Clock Peripheral Test Mode and Test Considerations
	ible Timers on the DP8570A and DP8571A
	g External Oscillators for the DP857X Real Time Clocks with the Battery Backed
	ected
	570A Experiments to Test the Low Battery Bit or Generate a Periodic Interrupt 3-86
	nge the Battery on any DP857X Family Member Using Software without Losing
	mer Clock Peripheral (TCP)
DD0571A Ti	mer Clock Peripheral (TCP)
DP0571A III	mer Clock Peripheral (TCP)
DD0572AAA	pal Time Clock (RTC)
DD0572AIVI I	Real Time Clock (RTC)
11/0571 A Lo	pal Time Clock (RTC)
LV057 IA LO	w Voltage Finier Clock Periprieral (TCP)
LV0572A L0	w Voltage Real Time Clock (RTC)
LV85/3A LO	w voltage Real Time Clock (RTC)1-44
MINISTO/BI	Microprocessor Real Time Clock
MM58174A	Microprocessor Compatible Real Time Clock
MM58274C	Microprocessor Compatible Real Time Clock       2-99         12 Microprocessor Compatible Real Time Clock       2-86
MIND8274U-	12 Microprocessor Compatible Real Time Clock
NS32FX211	Microprocessor Compatible Real Time Clock
	AN-893 Using External Oscillators for the DP857X Real Time Clocks with the Battery
	Backed Mode Selected
	AN-894 DP8570A Experiments to Test the Low Battery Bit or Generate a Periodic
	AN-895 Change the Battery on any DP857X Family Member Using Software without
	Losing Time
	Section 4 Physical Dimensions/Appendices
	Physical Dimensions



# **Product Status Definitions**

# **Definition of Terms**

Data Sheet Identification	Product Status	Definition		
Advance Information	Formative or In Design	This data sheet contains the design specifications for product development. Specifications may change in any manner without notice		
Preliminary	First Production	This data sheet contains preliminary data, and supplementary data will be published at a later date. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.		
No Identification Noted	Full Production	This data sheet contains final specifications. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product		
Obsolete	Not In Production	This data sheet contains specifications on a product that has been discontinued by National Semiconductor Corporation. The data sheet is printed for reference information only.		

National Semiconductor Corporation reserves the right to make changes without further notice to any products herein to improve reliability, function or design. National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.



# Product Status Definitions

# Definition of Terms

Definition	Product Status	Data Sheet Identification
This data sheet contains the design specifications for product development. Specifications may change in any manner without notice.		andreas are properties
This data sheet contains preliminary data, and supplementary data will be published at a later data. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.	First Production	
This data sheet contains final specifications. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.	Full Production	not a Official basel
This data sheet contains specifications on a product that has been discontinued by National Semiconductor Corporation. The data sheet is printed for reference information only.	Not In Production	

National Semiconductor Corporation reserves the right to make changes without further notice to any products herein to improve reliability, function or design. National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

Section 1 Contents

LV8571A Low Voltage Timer Clock Peripheral (TCP) 1-3
LV8572A Low Voltage Real Time Clock (RTC) 1-28
LV8573A Low Voltage Real Time Clock (RTC) 1-44

Section 1
3-Volt Low Voltage
Real Time Clocks



# **Section 1 Contents**

LV8571A Low Voltage Timer Clock Peripheral (TCP)	1-3
LV8572A Low Voltage Real Time Clock (RTC)	1-26
LV8573A Low Voltage Real Time Clock (RTC)	1-44

Section 1 3-Volt Low Voltage Real Time Clocks



# LV8571A Low Voltage Timer Clock Peripheral (TCP)

# **General Description**

The LV8571A is intended for use in microprocessor based systems where information is required for multi-tasking, data logging or general time of day/date information. This device is implemented in low voltage silicon gate microCMOS technology to provide low standby power in battery back-up environments. The circuit's architecture is such that it looks like a contiguous block of memory or I/O ports. The address space is organized as 2 software selectable pages of 32 bytes. This includes the Control Registers, the Clock Counters, the Alarm Compare RAM, the Timers and their data RAM, and the Time Save RAM. Any of the RAM locations that are not being used for their intended purpose may be used as general purpose CMOS RAM.

Time and date are maintained from 1/100 of a second to year and leap year in a BCD format, 12 or 24 hour modes. Day of week, day of month and day of year counters are provided. Time is controlled by an on-chip crystal oscillator requiring only the addition of the crystal and two capacitors. The choice of crystal frequency is program selectable.

Two independent multifunction 10 MHz 16-bit timers are provided. These timers operate in four modes. Each has its own prescaler and can select any of 7 possible clock inputs. Thus, by programming the input clocks and the timer counter values a very wide range of timing durations can be achieved. The range is from about 400 ns (4.915 MHz oscillator) to 65,535 seconds (18 hrs., 12 min.).


Power failure logic and control functions have been integrated on chip. This logic is used by the TCP to issue a power fail

interrupt, and lock out the  $\mu p$  interface. The time power fails may be logged into RAM automatically when  $V_{BB} > V_{CC}$ . Additionally, two supply pins are provided. When  $V_{BB} > V_{CC}$ , internal circuitry will automatically switch from the main supply to the battery supply. Status bits are provided to indicate initial application of battery power, system power, and low battery detect. (Continued)

Office/Distributors for availability and specifications.

# **Features**

- 3.3V ±10% supply
- Full function real time clock/calendar
  - 12/24 hour mode timekeeping
- Day of week and day of years counters
  - Four selectable oscillator frequencies
  - Parallel resonant oscillator
- Two 16-bit timers
- 10 MHz external clock frequency
- Programmable multi-function output
- Flexible re-trigger facilities
- Power fail features
  - Internal power supply switch to external battery
  - Power Supply Bus glitch protection
- Automatic log of time into RAM at power failure
- On-chip interrupt structure
- Periodic, alarm, timer and power fail interrupts
- Up to 44 bytes of CMOS RAM
- INTR/MFO pins programmable High/Low and push-pull or open drain



1

# Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-0.5V to +7.0VSupply Voltage (VCC) DC Input Voltage (VIN) -0.5V to  $V_{CC} + 0.5V$ DC Output Voltage (VOUT) -0.5V to  $V_{CC} + 0.5V$ Storage Temperature Range -65°C to +150°C Power Dissipation (PD) Lead Temperature (Soldering, 10 sec.) 260°C **Operation Conditions** 

 $\theta_{\mathsf{JA}}$  PLCC

Min Max Unit Supply Voltage (V<sub>CC</sub>) (Note 3) 3.6 3.0 Supply Voltage (VBB) (Note 3) 2.2 V<sub>CC</sub>-0.4 DC Input or Output Voltage (VIN, VOUT) Operation Temperature (T<sub>A</sub>) °C Electr-Static Discharge Rating kV

Typical Values Board BJA DIP

59°C/W 65°C/W Socket Board 77°C/W Socket 85°C/W

### DC Electrical Characteristics

 $V_{CC} = 3.3V \pm 10\%$ ,  $V_{BB} = 2.5V$ ,  $V_{\overline{PFAIL}} > V_{IH}$ ,  $C_L = 100$  pF (unless otherwise specified)

Symbol	Parameter	Conditions	Min	Max	Units
V <sub>IH</sub>	High Level Input Voltage (Note 4)	Any Inputs Except OSC IN, OSC IN with External Clock	2.0 V <sub>BB</sub> -0.2	V <sub>CC</sub> + 0.3	V ten
V <sub>IL</sub>	Low Level Input Voltage mon As	All Inputs Except OSC IN OSC IN with External Clock	-0.3 de -0.3 de -0.3	0.8 0.2	V V
V <sub>OH</sub>	High Level Output Voltage (Excluding OSC OUT)	$I_{OUT} = -20 \mu A$ $I_{OUT} = -2.0 \text{ mA}$	V <sub>CC</sub> -0.2	e and date are in and leap year in	V V
V <sub>OL</sub>	Low Level Output Voltage (Excluding OSC OUT)	$I_{OUT} = 20 \mu A$ $I_{OUT} = 2.0 \text{ mA}$	strolled by an on-	0.2 0.3	V V
I <sub>IN</sub>	Input Current (Except OSC IN)	V <sub>IN</sub> = V <sub>CC</sub> or GND	frequency is pro-	±0.7	μА
loz	Output TRI-STATE® Current	V <sub>OUT</sub> = V <sub>CC</sub> or GND	altifunction 10 N	indeppedent m	μА
I <sub>LKG</sub>	Output High Leakage Current MFO, INTR Pins	V <sub>OUT</sub> = V <sub>CC</sub> or GND Outputs Open Drain	s operate in rotal n select any of 7 in the linear clock	prescrit and ca	μΑ
Icc elqui	Quiescent Supply Current (Note 7)	F <sub>OSC</sub> = 32.768 kHz V <sub>IN</sub> = V <sub>CC</sub> or GND (Note 5) V <sub>IN</sub> = V <sub>CC</sub> or GND (Note 6) V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 6)		220 700 8	
	MFO pins programmable High/Low a n drain	F <sub>OSC</sub> = 4.194304 MHz or 4.9152 MHz	S used by the TC	o chip. This togic	be T
		$V_{IN} = V_{CC}$ or GND (Note 6) $V_{IN} = V_{IH}$ or $V_{IL}$ (Note 6)	619	6 8 9 9 9	mA mA
Icc	Quiescent Supply Current (Single Supply Mode) (Note 7)	$V_{BB} = \text{GND}$ $V_{IN} = V_{CC} \text{ or GND}$ $F_{OSC} = 32.768 \text{ kHz}$ $F_{OSC} = 4.9152 \text{ MHz or}$ $4.194304 \text{ MHz}$		60 6	μA mA
I <sub>BB</sub>	Standby Mode Battery Supply Current (Note 8)	V <sub>CC</sub> = GND OSC OUT = open circuit, other pins = GND F <sub>OSC</sub> = 32.768 kHz F <sub>OSC</sub> = 4.9152 MHz or 4.194304 MHz	SO S	8 400	μΑ μΑ
I <sub>BLK</sub>	Battery, Supply Leakage	$\begin{array}{l} 2.2 \text{V} \leq \text{V}_{BB} \leq 2.6 \text{V} \\ \text{other pins at GND} \\ \text{V}_{CC} = \text{GND, V}_{BB} = 2.6 \text{V} \\ \text{V}_{CC} = 3.6 \text{V, V}_{BB} = 2.2 \text{V} \end{array}$	-0.8	0.8	μΑ μΑ

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: For F<sub>OSC</sub> = 4.194304 or 4.9152 MHz, V<sub>BB</sub> minimum = 2.8V. In battery backed mode, V<sub>BB</sub>  $\leq$  V<sub>CC</sub> -0.4V. Single Supply Mode: Data retention voltage is 2.2V min. In single Supply Mode (Power connected to  $V_{CC}$  pin) 3.0V  $\leq$   $V_{CC} \leq$  3.6V.

Note 4: This parameter (VIH) is not tested on all pins at the same time. Note 5: This specification tests ICC with all power fail circuitry disabled, by setting D7 of Interrupt Control Register 1 to 0.

Note 6: This specification tests I<sub>CC</sub> with all power fail circuitry enabled, by setting D7 of Interrupt Control Register 1 to 1. Note 7: This specification is tested with both the timers and OSC IN driven by a signal generator. Contents of the Test Register = 00(H), the MFO pin is not configured as buffered oscillator out and MFO, INTR, are configured as open drain.

Note 8: This specification is tested with both the timers off, and only OSC IN is driven by a signal generator. Contents of the Test Register = 00(H) and the MFO pin is not configured as buffered oscillator out.

# **AC Electrical Characteristics**

 $V_{CC} = 3.3V \pm 10\%$ ,  $V_{BB} = 2.5V$ ,  $V_{\overline{PFAIL}} > V_{IH}$ ,  $C_L = 100$  pF (unless otherwise specified)

Symbol	Parameter 1867 palmit base		Max	Units
EAD TIMING				
t <sub>AR</sub>	10	A-0A	ns	
t <sub>RW</sub>	Read Strobe Width (Note 9)	100		ns
t <sub>CD</sub>	Chip Select to Data Valid Time		100	ns
tRAH	Address Hold after Read (Note 10)	2	52	ns
t <sub>RD</sub>	Read Strobe to Valid Data		90	ns
t <sub>DZ</sub>	Read or Chip Select to TRI-STATE		80	ns
tRCH	t <sub>RCH</sub> Chip Select Hold after Read Strobe (Note 10)		NA.	ns
t <sub>DS</sub> Minimum Inactive Time between Read or Write Accesses				ns
RITE TIMING	Valid Data		DATA	
t <sub>AW</sub>	Address Valid before Write Strobe	10		ns
twan s-onern	Address Hold after Write Strobe (Note 10)	2		ns
tcw	Chip Select to End of Write Strobe	110		ns
tww	Write Strobe Width (Note 11) mangaid galant entity	100		ns
t <sub>DW</sub>	Data Valid to End of Write Strobe	70		ns
twoH	t <sub>WDH</sub> Data Hold after Write Strobe (Note 10)		P-UA	ns
twch	Chip Select Hold after Write Strobe (Note 10)	0		ns
TERRUPT TIMING		/		
tROLL	Clock rollover to INTR out is typically 20 µs			

Note 9: Read Strobe width as used in the read timing table is defined as the period when both chip select and read inputs are low. Hence read commences when both signals are low and terminates when either signal returns high.

Note 10: Hold time is guaranteed by design but not production tested. This limit is not used to calculate outgoing quality levels.

Note 11: Write Strobe width as used in the write timing table is defined as the period when both chip select and write inputs are low. Hence write commences when both signals are low and terminates when either signal returns high.

# **AC Test Conditions**

and the second s	The second secon
Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	6 ns (10%-90%)
Input and Output Reference Levels	1.3V
TRI-STATE Reference	Active High + 0.5V
Levels (Note 13)	Active Low -0.5V

Note 12: C<sub>L</sub> = 100 pF, includes jig and scope capacitance.

Note 13:  $S1 = V_{CC}$  for active low to high impedance measurements.

S1 = GND for active high to high impedance measurements.


S1 = open for all other timing measurements.

# Capacitance (T<sub>A</sub> = 25°C, f = 1 MHz)

Symbol	Parameter (Note 14)	Тур	Units
CIN	Input Capacitance	5	pF
COUT	Output Capacitance	7	pF

Note 14: This parameter is not 100% tested.

Note 15: Output rise and fall times 25 ns max (10%-90%) with 100 pF load.



y Waveforms

1

Fail. Interrupt mask and status registers enable the masking and easy determination of each interrupt.

One dedicated general purpose interrupt output is provided. A second interrupt output is available on the Multiple Function Output (MFO) pin. Each of these may be selected to generate an interrupt from any source. Additionally, the MFO pin may be programmed to be either as oscillator output or Timer 0's output.

# **Pin Description**

 $\overline{\text{CS}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$  (Inputs): These pins interface to  $\mu\text{P}$  control lines. The  $\overline{\text{CS}}$  pin is an active low enable for the read and write operations. Read and Write pins are also active low and enable reading or writing to the TCP. All three pins are disabled when power failure is detected. However, if a read or write is in progress at this time, it will be allowed to complete its cycle.

A0-A4 (Inputs): These 5 pins are for register selection. They individually control which location is to be accessed. These inputs are disabled when power failure is detected.

**OSC IN (Input): OSC OUT (Output):** These two pins are used to connect the crystal to the internal parallel resonant oscillator. The oscillator is always running when power is applied to  $V_{BB}$  and  $V_{CC}$ , and the correct crystal select bits in the Real Time Mode Register have been set.

MFO (Output): The multi-function output can be used as a second interrupt output for interrupting the  $\mu P.$  This pin can also provide an output for the oscillator or the internal Timer 0. The MFO output can be programmed active high or low, open drain or push-pull. If in battery backed mode and a pull-up resistor is attached, it should be connected to a voltage no greater than  $V_{BB}.$  This pin is configured open drain during battery operation ( $V_{BB} > V_{CC}).$ 

INTR (Output): The interrupt output is used to interrupt the processor when a timing event or power fail has occurred and the respective interrupt has been enabled. The INTR output can be programmed active high or low, push-pull or open drain. If in battery backed mode and a pull-up resistor is attached, it should be connected to a voltage no greater than  $V_{BB}$ . This pin is configured open drain during battery operation ( $V_{BB} > V_{CC}$ ).

**D0–D7 (Input/Output):** These 8 bidirectional pins connect to the host  $\mu$ P's data bus and are used to read from and write to the TCP. When the PFAIL pin goes low and a write is not in progress, these pins are at TRI-STATE.


nroue, in a minimum of 30  $\mu$ s or a maximum of 63  $\mu$ s unless lockout delay is programmed. In the single power supply mode, this pin is not useable as an input and should be tied to V<sub>CC</sub>. Refer to section on Power Fail Functional Description

 $V_{BB}$  (Battery Power Pin): This pin is connected to a back-up power supply. This power supply is switched to the internal circuitry when the  $V_{CC}$  becomes lower than  $V_{BB}$ . Utilizing this pin eliminates the need for external logic to switch in and out the back-up power supply. If this feature is not to be used then this pin must be tied to ground, the TCP programmed for single power supply only, and power applied to the  $V_{CC}$  pin.

V<sub>CC</sub>: This is the main system power pin.

GND: This is the common ground power pin for both  $V_{\mbox{\footnotesize{BB}}}$  and  $V_{\mbox{\footnotesize{CC.}}}$ 

# **Connection Diagram**



TL/F/11416-5

Top View

Order Number LV8571AN See NS Package Number N24C

1

# Functional Description

The LV8571A contains a fast access real time clock, two 10 MHz 16-bit timers, interrupt control logic, power fail detect logic, and CMOS RAM. All functions of the TCP are controlled by a set of nine registers. A simplified block diagram that shows the major functional blocks is given in Figure 1.

The blocks are described in the following sections:

- 1. Real Time Clock as all plants (ni9 rewo9 yearse) seV
- 2. Oscillator Prescaler and the town of sufficient town of the nal circuitry when the Voc becomes low
- 3. Interrupt Logic
- 4. Power Failure Logic
- 5. Additional Supply Management

The memory map of the TCP is shown in the memory addressing table. The memory map consists of two 31 byte pages with a main status register that is common to both pages. A control bit in the Main Status Register is used to select either page. Figure 2 shows the basic concept. Page 0 contains all the clock timer functions, while page 1 has scratch pad RAM. The control registers are split into two separate blocks to allow page 1 to be used entirely as scratch pad RAM. Again a control bit in the Main Status Register is used to select either control register block.

General Description (continued)

ly only, and	grammed for single power supp		is): These pins interf	
	the Voc pin.		an active low enable	
niq rewor			ead and Write pins a	
3Nd power p	RAM/TEST Register	Home give are dead	Page Select = 1	disabled when power
1E	RAM ONV LITTE	-moo of powers	Tallure MAS elected.	or write is in progress
1D	Months Time Save RAM	-	RAM	plete its cycle.
10	Day of Month Time Save RAM	nolipeles selection.	RAM	A0-A4 (Inputs) TI
eni.i-n	Hours Time Save RAM	10	RAM	They individually
1A	Minutes Time Save RAM	betpeteb al8	RAM	These inputs an dir
19	Seconds Time Save RAM	ens ania owilA	RAM	OSC IN (Input) OS
18	Day of Week Compare RAM	trisnoser leli19	RAM letere	used to connect the
17	Months Compare RAM	al rewoo ne18 on	lator is MARVS rupnii	oscillator. The cacil
10	Day of Month Compare RAM	ni atid toelea17 sy	o toemoo RAM bris .oo	applied to V <sub>88</sub> and V
15	Hours Compare RAM	16	need ov RAM daily of 6	the Real Time Mode
14 20 -1	Minutes Compare RAM	g as beau e15 go	Jugino n'RAM'ni dium	of the state of the same
1-(8) 13	Seconds Compare RAM	e p 11/1/18 pin can	all garduram tot tug	second interrupt out
1 87 12	Timer 1 MSB	nemiT lamet 13	RAM	also provide an sulp
11	Timer 1 LSB	s bas shom o	RAM	0. The MFO out not open drain or profit
10	Timer 0 MSB	-flov s of beta	RAM	pull-up resistor is
OF	Timer 0 LSB	nieto nego 110	RAM T SAV	age no greater than
0E	Day of Week Clock Counter	OF	And RAM ov noit	during battery or era
OD	100's Julian Clock Counter	and formelmost the	RAM RAM	INTR (Output): The
0C	Units Julian Clock Counter	fa (dos occurred	ming ev MAR or power	processor when a ti
OB	Years Clock Counter	HTML edt locken	interrupt MAS been e	and the respective
OA.	Months Clock Counter	to lind using 0B	O TOTAL PRAM DETENTS	output can be plogr
09	Day of Month Clock Counter	AO OA	RAM RAM	open drain. If in san
SO VESTIAL	Hours Clock Counter	eo o greater	RAM	is attached, it si coli than Vgg. This
07	Minutes Clock Counter	08	RAM	v - seV) nouseqo
06	Seconds Clock Counter	Joennoo eni07	RAM	D0-D7 (Input/C-d-
05	1/100 Second Counter	and from and	has RAM suid st	to the host µP's da
	/ \	estriw a brus 05 as	nen the PMAN I oin go	write to the TCP W
		04	HITTE RAMENIA DESI	is not in progress, tr
Register Sele	ct = 0 Register	Select = 1 03	RAM	
Interrupt Rou	ting Register 04 Interrupt Contro	Register 1 02	RAM	
Periodic Fla	ag Register 03 Interrupt Contro	Register 0 01	RAM	
Timer 1 Con	trol Register 02 Output Mode	Register		
Timer 0 Con	trol Register 01 Real Time Mod	e Register		
	00 Main S	itatus Register		

#### INITIAL POWER-ON of BOTH VBB and VCC

 $V_{BB}$  and  $V_{CC}$  may be applied in any sequence. In order for the power fail circuitry to function correctly, whenever power is off, the  $V_{CC}$  pin must see a path to ground through a maximum of 1  $M\Omega$ . The user should be aware that the control registers will contain random data. The first task to be carried out in an initialization routine is to start the oscillator by writing to the crystal select bits in the Real Time Mode Register. If the LV8571A is configured for single supply mode, an extra 50  $\mu A$  may be consumed until the crystal select bits are programmed. The user should also ensure that the TCP is not in test mode (see register descriptions).

#### **REAL TIME CLOCK FUNCTIONAL DESCRIPTION**

As shown in Figure 2, the clock has 10 bytes of counters, which count from 1/100 of a second to years. Each counter counts in BCD and is synchronously clocked. The count sequence of the individual byte counters within the clock is shown later in Table VII. Note that the day of week, day of month, day of year, and month counters all roll over to 1. The hours counter in 12 hour mode rolls over to 1 and the AM/PM bit toggles when the hours rolls over to 12 (AM = 0, PM = 1). The AM/PM bit is bit D7 in the hours counter.

All other counters roll over to 0. Also note that the day of year counter is 12 bits long and occupies two addresses. Upon initial application of power the counters will contain random information.

#### READING THE CLOCK: VALIDATED READ

Since clocking of the counter occurs asynchronously to reading of the counter, it is possible to read the counter while it is being incremented (rollover). This may result in an incorrect time reading. Thus to ensure a correct reading of the entire contents of the clock (or that part of interest), it must be read without a clock rollover occurring. In general this can be done by checking a rollover bit. On this chip the periodic interrupt status bits can serve this function. The following program steps can be used to accomplish this.

- 1. Initialize program for reading clock.
- 2. Dummy read of periodic status bit to clear it.
- 3. Read counter bytes and store.
- 4. Read rollover bit, and test it. I obcosed ent bas astalogic
- 5. If rollover occured go to 3.
- 6. If no rollover, done. The first and like and halaigen exent.

To detect the rollover, individual periodic status bits can be polled. The periodic bit chosen should be equal to the highest frequency counter register to be read. That is if only SECONDS through HOURS counters are read, then the SECONDS periodic bit should be used.

#### READING THE CLOCK: INTERRUPT DRIVEN

Enabling the periodic interrupt mask bits cause interrupts just as the clock rolls over. Enabling the desired update rate and providing an interrupt service routine that executes in less than 10 ms enables clock reading without checking for a rollover.

#### READING THE CLOCK: LATCHED READ

Another method to read the clock that does not require checking the rollover bit is to write a one into the Time

Save Enable bit (D7) of the Interrupt Routing Register, and then to write a zero. Writing a one into this bit will enable the clock contents to be duplicated in the Time Save RAM. Changing the bit from a one to a zero will freeze and store the contents of the clock in Time Save RAM. The time then can be read without concern for clock rollover, since internal logic takes care of synchronization of the clock. Because only the bits used by the clock counters will be latched, the Time Save RAM should be cleared prior to use to ensure that random data stored in the unused bits do not confuse the host microprocessor. This bit can also provide time save at power failure, see the Additional Supply Management Functions section. With the Time Save Enable bit at a logical 0, the Time Save RAM may be used as RAM if the latched read function is not necessary.

# INITIALIZING AND WRITING TO THE Store of the College of the Colleg

Upon initial application of power to the TCP or when making time corrections, the time must be written into the clock. To correctly write the time to the counters, the clock would normally be stopped by writing the Start/Stop bit in the Real Time Mode Register to a zero. This stops the clock from counting and disables the carry circuitry. When initializing the clock's Real Time Mode Register, it is recommended that first the various mode bits be written while maintaining the Start/Stop bit reset, and then writing to the register a second time with the Start/Stop bit set.

The above method is useful when the entire clock is being corrected. If one location is being updated the clock need not be stopped since this will reset the prescaler, and time will be lost. An ideal example of this is correcting the hours for daylight savings time. To write to the clock "on the fly" the best method is to wait for the 1/100 of a second periodic interrupt. Then wait an additional 16  $\mu$ s, and then write the data to the clock.

# PRESCALER/OSCILLATOR FUNCTIONAL DESCRIPTION

Feeding the counter chain is a programmable prescaler which divides the crystal oscillator frequency to 32 kHz and further to 100 Hz for the counter chain (see *Figure 3*). The crystal frequency that can be selected are: 32 kHz, 32.768 kHz, 4.9152 MHz, and 4.194304 MHz.

Once 32 kHz is generated it feeds both timers and the clock. The clock and timer prescalers can be independently enabled by controlling the timer or clock Start/Stop bits.




FIGURE 3. Programmable Clock Prescaler Block

The oscillator is programmed via the Real Time Mode Register to operate at various frequencies. The crystal oscillator is designed to offer optimum performance at each frequency. Thus, at 32.768 kHz the oscillator is configured as a low frequency and low power oscillator. At the higher frequencies the oscillator inverter is reconfigured. In addition to the inverter, the oscillator feedback bias resistor is included on chip, as shown in Figure 4. The oscillator input may be driven from an external source if desired. Refer to test mode application note for details. The oscillator stability is enhanced through the use of an on chip regulated power supply.

The typical range of trimmer capacitor (as shown in Oscillator Circuit Diagram Figure 4, and in the typical application) at the oscillator input pin is suggested only to allow accurate tuning of the oscillator. This range is based on a typical printed circuit board layout and may have to be changed depending on the parasitic capacitance of the printed circuit board or fixture being used. In all cases, the load capacitance specified by the crystal manufacturer (nominal value 11 pF for the 32.768 crystal) is what determines proper oscillation. This load capacitance is the series combination of capacitance on each side of the crystal (with respect to ground).




FIGURE 4. Oscillator Circuit Diagram

XTAL	Co	Ct Min Stela \ astla	R <sub>OUT</sub> (Switched Internally)
32/32.768 kHz	47 pF	2 pF-22 pF	150 kΩ to 350 kΩ
4.194304 MHz	68 pF	0 pF-80 pF	$500\Omega$ to $900\Omega$
4.9152 MHz	68 pF	29 pF-49 pF	500Ω to 900Ω

#### INTERRUPT LOGIC FUNCTIONAL DESCRIPTION

The TCP has the ability to coordinate processor timing activities. To enhance this, an interrupt structure has been implemented which enables several types of events to cause interrupts. Interrupts are controlled via two Control Registers in block 1 and two Status Registers in block 0. (See Register Description for notes on paging and also Figure 5 and Table I.)

The interrupts are enabled by writing a one to the appropriate bits in Interrupt Control Register 0 and/or 1. Any of the interrupts can be routed to either the INTR pin or the MFO pin, depending on how the Interrupt Routing register is programmed. This, for example, enables the user to dedicate the MFO as a non-maskable interrupt pin to the CPU for power failure detection and enable all other interrupts to appear on the INTR pin. The polarity for the active interrupt can be programmed in the Output Mode Register for either active high or low, and open drain or push pull outputs.

TABLE I. Registers that are Applicable to Interrupt Control

Register Name	Register Select	Page Select	Address
Main Status Register	X	a Xa C	00H
Periodic Flag Register	us blo cou	bivit0 i es	03H
Interrupt Routing Register	III. Note that	OF YESE, S	nomin, only
Register 0	12 hour mad when <b>1</b> the	tog0tes	03H
Interrupt Control Register 1	M9\MA ed	0	04Huo
Output Mode Register	over to 0, 7 solutions of powers		li other collections and collections and collections are collections and collections are colle

The Interrupt Status Flag D0, in the Main Status Register, indicates the state of INTR and MFO outputs. It is set when either output becomes active and is cleared when all TCP interrupts have been cleared and no further interrupts are pending (i.e., both INTR and MFO are returned to their inactive state). This flag enables the TCP to be rapidly polled by the  $\mu P$  to determine the source of an interrupt in a wired—OR interrupt system.

Note that the Interrupt Status Flag will only monitor the state of the MFO output if it has been configured as an interrupt output (see Output Mode Register description). This is true, regardless of the state of the Interrupt Routing Register. Thus the Interrupt Status Flag provides a true reflection of all conditions routed to the external pins.

Status for the interrupts are provided by the Main Status Register and the Periodic Flag Register. Bits D1-D5 of the Main Status Register are the main interrupt bits.

These register bits will be set when their associated timing events occur. Enabled Alarm or Timer interrupts that occur will set its Main Status Register bit to a one. However, an external interrupt will only be generated if the appropriate Alarm or Timer interrupt enable bits are set (see Figure 5).

Disabling the periodic bits will mask the Main Status Register periodic bit, but not the Periodic Flag Register bits. The Power Fail Interrupt bit is set when the interrupt is enabled and a power fail event has occurred, and is not reset until the power is restored. If all interrupt enable bits are 0 no interrupt will be asserted. However, status still can be read from the Main Status Register in a polled fashion (see Figure 5).

To clear a flag in bits D2-D5 of the Main Status Register a 1 must be written back into the bit location that is to be cleared. For the Periodic Flag Register reading the status will reset all the periodic flags.

Interrupts Fall Into Four Categories:

- 1. The Timer Interrupts: For description see Timer Section.
- The Alarm Compare Interrupt: Issued when the value in the time compared RAM equals the counter.
- The Periodic Interrupts: These are issued at every increment of the specific clock counter signal. Thus, an interrupt is issued every minute, second, etc. Each of these interrupts occurs at the roll-over of the specific counter.
- 4. The Power Fail Interrupt: Issued upon recognition of a power fail condition by the internal sensing logic. The power failed condition is determined by the signal on the PFAIL pin. The internal power fail signal is gated with the chip select signal to ensure that the power fail interrupt does not lock the chip out during a read or write.

#### **ALARM COMPARE INTERRUPT DESCRIPTON**

The alarm/time comparison interrupt is a special interrupt similar to an alarm clock wake up buzzer. This interrupt is generated when the clock time is equal to a value programmed into the alarm compare registers. Up to six bytes can be enabled to perform alarm time comparisons on the counter chain. These six bytes, or some subset thereof, would be loaded with the future time at which the interrupt will occur. Next, the appropriate bits in the Interrupt Control Register 1 are enabled or disabled (refer to detailed description of Interrupt Control Register 1). The TCP then compares these bytes with the clock time. When all the enabled compare registers equal the clock time an alarm interrupt is issued, but only if the alarm compare interrupt is enabled can the interrupt be generated externally. Each alarm compare bit in the Control Register will enable a specific byte for comparison to the clock. Disabling a compare byte is the same as setting its associated counter comparator to an "always equal" state. For example, to generate an interrupt at 3:15 AM of every day, load the hours compare with 0 3 (BCD), the minutes compare with 1 5 (BCD) and the faster counters with 0 0 (BCD), and then disable all other compare registers. So every day when the time rolls over from 3:14:59.99, an interrupt is issued. This bit may be reset by writing a one to bit D3 in the Main Status Register at any time after the alarm has been generated.

If time comparison for an individual byte counter is disabled, that corresponding RAM location can then be used as general purpose storage.

#### PERIODIC INTERRUPTS DESCRIPTION

The Periodic Flag Register contains six flags which are set by real-time generated "ticks" at various time intervals, see Figure 5. These flags constantly sense the periodic signals and may be used whether or not interrupts are enabled. These flags are cleared by any read or write operation performed on this register. To generate periodic interrupts at the desired rate, the associated Periodic Interrupt Enable bit in Interrupt Control Register 0 must be set. Any combination of periodic interrupts may be enabled to operate simultaneously. Enabled periodic interrupts will now affect the Periodic Interrupt Flag in the Main Status Register. The Periodic Route bit in the Interrupt Routing Register is used to route the periodic interrupt events to either the INTR output or the MFO output.

When a periodic event occurs, the Periodic Interrupt Flag in the Main Status Register is set, causing an interrupt to be generated. The  $\mu$ P clears both flag and interrupt by writing a "1" to the Periodic Interrupt Flag. The individual flags in the periodic Interrupt Flag Register do not require clearing to cancel the interrupt.

If all periodic interrupts are disabled and a periodic interrupt is left pending (i.e., the Periodic Interrupt Flag is still set), the Periodic Interrupt Flag will still be required to be cleared to cancel the pending interrupt.

#### POWER FAIL INTERRUPTS DESCRIPTION

The Power Fail Status Flag in the Main Status Register monitors the state of the internal power fail signal. This flag may be interrogated by the  $\mu P$ , but it cannot be cleared; it is cleared automatically by the TCP when system power is restored. To generate an interrupt when the power fails, the Power Fail Interrupt Enable bit in Interrupt Control Register 1 is set.


The Power Fail Route bit determines which output the interrupt will appear on. Although this interrupt may not be cleared, it may be masked by clearing the Power Fail Interrupt Enable bit.


# POWER FAILURE CIRCUITRY FUNCTIONAL DESCRIPTION

Since the clock must be operated from a battery when the main system supply has been turned off, the LV8571A provides circuitry to simplify design in battery backed systems. This circuitry switches over to the back up supply, and isolates the LV8571A from the host system. Figure 6 shows a simplified block diagram of this circuitry, which consists of three major sections; 1) power loss logic: 2) battery switch over logic; and 3) isolation logic.

Detection of power loss occurs when PFAIL is low. Debounce logic provides a 30  $\mu s$ –63  $\mu s$  debounce time, which will prevent noise on the PFAIL pin from being interpreted as a system failure. After 30  $\mu s$ –63  $\mu s$  the debounce logic times out and a signal is generated indicating that system power is marginal and is failing. The Power Fail Interrupt will then be generated.

1





Jugal and bas notistage to a FIGURE 6. System-Battery Switchover (Upper Left), Power Fail

and Lock-Out Circuits (Lower Right)

The user may choose to have this power failed signal lockout the TCP's data bus within 30 µs min/63 µs max or to delay the lock-out to enable µP access after power failure is detected. This delay is enabled by setting the delay enable bit in the Routing Register. Also, if the lock-out delay was not enabled the TCP will disconnect itself from the bus within 30 us min -> 63 us max. If chip select is low when a power failure is detected, a safety circuit will ensure that if a read or write is held active continuously for greater than 30 µs after the power fail signal is asserted, the lock-out will be forced. If a lock-out delay is enabled, the LV8571A will remain active for 480 us after power fail is detected. This will enable the µP to perform last minute bookkeeping before total system collapse. When the host CPU is finished accessing the TCP it may force the bus lock-out before 480 µs has elapsed by resetting the delay enable bit.

The battery switch over circuitry is completely independent of the  $\overline{\text{PFAIL}}$  pin. A separate circuit compares  $V_{CC}$  to the  $V_{BB}$  voltage. As the main supply fails, the TCP will continue to operate from the  $V_{CC}$  pin until  $V_{CC}$  falls below the  $V_{BB}$  voltage. At this time, the battery supply is switched in,  $V_{CC}$  is disconnected, and the device is now in the standby mode. If indeterminate operation of the battery switch over circuit is to be avoided, then the voltage at the  $V_{CC}$  pin must not be allowed to equal the voltage at the  $V_{BB}$  pin.

Control Register which is described later. All four modes operate in a similar manner. They operate on the two 8-bit data words stored into the Data Input Register. At the beginning of a counting cycle the 2 bytes are loaded into the timer and the timer commences counting down towards zero. The exact action taken when zero is reached depends on the mode selected, but in general, the timer output will change state, and an interrupt will be generated if the timer Interputed.

After the generation of a lock-out signal, and eventual switch in of the battery supply, the pins of the TCP will be configured as shown in Table II. Outputs that have a pull-up resistor should be connected to a voltage no greater than  $V_{BB}$ .

TABLE II. Pin Isolation during a Power Failure

o this aniquation ( Read:) The Tim	PFAIL = Logic 0	Standby Mode	
CS, RD, WR	Locked Out	Locked Out	
A0-A4	Locked Out	Locked Out	
D0-D7	Locked Out	Locked Out	
Oscillator	Not Isolated	Not Isolated	
PFAIL	Not Isolated	Not Isolated	
INTR, MFO	Not Isolated	Open Drain	

The Timer and Interrupt Power Fail Operation bits in the Real-Time Mode Register determine whether or not the timers and interrupts will continue to function after a power fail event.

As power returns to the system, the battery switch over circuit will switch back to  $V_{\rm CC}$  power as soon as it becomes greater than the battery voltage. The chip will remain in the locked out state as long as  $\overline{\rm PFAIL}=0$ . When  $\overline{\rm PFAIL}=1$ 

the chip is unlocked, but only after another 30  $\mu$ s min  $\rightarrow$  63  $\mu$ s max debounce time. The system designer must ensure that his system is stable when power has returned.

The power fail circuitry contains active linear circuitry that draws supply current from  $V_{CC}.$  In some cases this may be undesirable, so this circuit can be disabled by masking the power fail interrupt. The power fail input can perform all lock-out functions previously mentioned, except that no external interrupt will be issued. Note that the linear power fail circuitry is switched off automatically when using  $V_{BB}$  in standby mode.

# LOW BATTERY, INITIAL POWER ON DETECT, AND POWER FAIL TIME SAVE

There are three other functions provided on the LV8571A to ease power supply control. These are an initial Power On detect circuit, which also can be used as a time keeping failure detect, a low battery detect circuit, and a time save on power failure.

On initial power up the Oscillator Fail Flag will be set to a one and the real time clock start bit reset to a zero. This indicates that an oscillator fail event has occurred, and time keeping has failed.

The Oscillator Fail flag will not be reset until the real-time clock is started. This allows the system to discriminate between an initial power-up and recovery from a power failure. If the battery backed mode is selected, then bit D6 of the Periodic Flag Register must be written low. This will not affect the contents of the Oscillator Fail Flag.

Another status bit is the low battery detect. This bit is set only when the clock is operating under the  $V_{\rm CC}$  pin, and when the battery voltage is determined to be less than 2.1V (typical). When the power fail interrupt enable bit is low, it disables the power fail circuit and will also shut off the low battery voltage detection circuit as well.

To relieve CPU overhead for saving time upon power failure, the Time Save Enable bit is provided to do this automatically. (See also Reading the Clock: Latched Read.) The Time Save Enable bit, when set, causes the Time Save RAM to follow the contents of the clock. This bit can be reset by software, but if set before a power failure occurs, it will automatically be reset when the clock switches to the battery supply (not when a power failure is detected by the PFAIL pin). Thus, writing a one to the Time Save bit enables both a software write or power fail write.

#### SINGLE POWER SUPPLY APPLICATIONS

The LV8571A can be used in a single power supply application. To achieve this, the  $V_{BB}$  pin must be connected to ground, and the power connected to  $V_{CC}$  and PFAIL pins. The Oscillator Failed/Single Supply bit in the Periodic Flag Register should be set to a logic 1, which will disable the oscillator battery reference circuit. The power fail interrupt should also be disabled. This will turn off the linear power fail detection circuits, and will eliminate any quiescent power drawn through these circuits. Until the crystal select bits are initialized, the LV8571A may consume about 50  $\mu A$  due to arbitrary oscillator selection at power on.

(This extra 50  $\dot{\mu}{\rm A}$  is not consumed if the battery backed mode is selected).

#### TIMER FUNCTIONAL DESCRIPTION

The LV8571A contains 2 independent multi-mode timers. Each timer is composed of a 16-bit negative edge triggered

binary down counter and associated control. The operation is similar to existing  $\mu$ P peripheral timers except that several features have been enhanced. The timers can operate in four modes, and in addition, the input clock frequency can be selected from a prescaler over a wide range of frequencies. Furthermore, these timers are capable of generating interrupts and the Timer 0 output signal is available as a hardware output via the MFO pin. Timer 1 output, however, is not available as a hardware output signal. Both the interrupt and MFO outputs are fully programmable active high, or low, open drain, or push-pull.

Figure 7 shows the functional block diagram of one of the timers. The timer consists of a 16-bit counter, two 8-bit input registers, two 8-bit output registers, clock prescaler, mode control logic, and output control logic. The timer and the data registers are organized as two bytes for each timer. Under normal operations a read/write to the timer locations will read or write to the data input register. The timer contents can be read by setting the counter Read bit (RD) in the timer control register.

#### TIMER INITIALIZATION

The timer's operation is controlled by a set of registers, as listed in Table III. These consist of 2 data input registers and one control register per timer. The data input registers contain the timers count down value. The Timer Control Register is used to set up the mode of operation and the input clock rate. The timer related interrupts can be controlled by programming the Interrupt Routing Register and Interrupt Control Register 0. The timer outputs are configured by the Output Mode Register.

**TABLE III. Timer Associated Registers** 

Register Name	Register Select	Page Select	Address
Timer 0 Data MSB	X	0	10H
Timer 0 Data LSB	X	0	OFH
Timer 0 Control Register	Isno O list a	0 0	01H
Timer 1 Data MSB	el vo Xo tuo	-X00 s 1	b=12H =
Timer 1 Data LSB	TO X Q O	0 9	10811H
Timer 1 Control Register	0.00	0 0	02H
Interrupt Routing Register	0	0	04H
Interrupt Control Reg. 0	HOT VERN H	0	03H
Output Mode Register	by resount	0	02H

All these registers must be initialized prior to starting the timer(s). The Timer Control Register should first be set to select the timer mode with the timer start/stop bit reset. Then when the timer is to be started the control register should be rewritten identically but with the start/stop bit set.

#### TIMER OPERATION

Each timer is capable of operation in one of four modes. As mentioned, these modes are programmed in each timer's Control Register which is described later. All four modes operate in a similar manner. They operate on the two 8-bit data words stored into the Data Input Register. At the beginning of a counting cycle the 2 bytes are loaded into the timer and the timer commences counting down towards zero. The exact action taken when zero is reached depends on the mode selected, but in general, the timer output will change state, and an interrupt will be generated if the timer interrupts are unmasked.

#### INPUT CLOCK SELECTION

The input frequency to the timers may be selected. Each timer has a prescaler that gives a wide selection of clocking rates. Table IV shows the range of programmable clocks available and the corresponding setting in the Timer Control Register. Note that the output of Timer 1 may be used as the input to Timer 0. This is a cascade option for the timers and allows them to be clocked as a 32-bit down counter.

**TABLE IV. Programmable Timer Input Clocks** 

Company of the Park of the Par			
C2	C1	CO	Selected Clock
0	0 9	0	Timer 1 Output
0	0 000	aid1 ai	Crystal Oscillator
	outplit squ		
tug O mi	d into the t	lue <b>t</b> oade	93.5 μs (10.7 kHz)
1	0.018	0.00	1 ms (1 kHz)
3.4 = s	Duf0Cycl	1(be	9 110 ms (100 Hz) bones
nerial bris	wolfed the	0.0	1/10 Second (10 Hz)
-bso <b>1</b> ed 1	w reathcook	e titner's	1 Second (1 Hz)

Note that the second and third selections are not fixed frequencies, but depend on the crystal oscillator frequency

Since the input clock frequencies are usually running asynchronously to the timer Start/Stop control bit, a 1 clock cycle error may result. This error results when the Start/Stop occurs just after the clock edge (max error). To minimize this error on all clocks an independent prescaler is used for each timer and is designed so that its Start/Stop error is less than 1 clock cycle.

The count hold/gate bit in the Timer Control Register can be used to suspend the timer operation in modes 0, 1, and 2 (in mode 3 it is the trigger input). Suspending the tim-

er causes the same synchronization error that starting the timer does. The range of errors is specified in Table V.

**TABLE V. Maximum Synchronization Errors** 

Clock Selected	register atab Error oni bebso
External	+ Ext. Clock Period
Crystal	+ 1 Crystal Clock Period
Crystal/4	+ 1 Crystal Clock Period
10.7 kHz	+32 μs
1 kHz	
100 Hz	+32 µs rollanego vertiona pr
10 Hz	+ 32 μs go myob mugo an
setting the Cou <b>zH</b> field/	
Committee of the Commit	the first of the property of the party and the party of

#### MODES OF OPERATION

Bits M0 and M1 in the Timer Control Registers are used to specify the modes of operation. The mode selection is described in Table VI.

**TABLE VI. Programmable Timer Modes of Operation** 

M1	МО	Function 1990 to 1990	Modes
0	0	Single Pulse Generator	Mode 0
0	0 81318	Rate Generator, Pulse Output	Mode 1
eri <b>†</b> ne	0	Square Wave Output	Mode 2
bayed	eng en	Retriggerable One Shot	Mode 3

#### MODE 0: SINGLE PULSE GENERATOR (1808) (1911) 193 2

When the timer is in this mode the output will be initially low if the Timer Start/Stop bit is low (stopped). When this mode is initiated the timer output will go high on the next falling edge of the prescaler's input clock, the contents of the




FIGURE 7. LV8571A Timer Block Diagram

TL/F/11416-11

input data registers are loaded into the timer. The output will stay high until the counter reaches zero. At zero the output is reset. The result is an output pulse whose duration is equal to the input clock period times the count value (N) loaded into the input data register. This is shown in Figure 8. Pulse Width = Clock Period  $\times$  N

An interrupt is generated when the zero count is reached. This can be used for one-time interrupts that are set to occur a certain amount of time in the future. In this mode the Timer Start/Stop bit (TSS) is automatically reset upon zero detection. This removes the need to reset TSS before starting another operation.

The count down operation may be temporarily suspended either under software control by setting the Count Hold/Gate bit in the timer register high, or in hardware by setting the G0 or G1 pin high.

The above discussion assumes that the MFO output is programmed to be non-inverting outputs (active high). If the polarity of the output waveform is wrong for the application the polarity can be reversed by configuring the Output Mode Register. The drive configuration can also be programmed to be push pull or open drain.

#### MODE 1: RATE GENERATOR

When operating in this mode the timer will operate continuously. Before the timer is started its output is low. When the timer is started the input data register contents are loaded into the counter on the negative clock edge and the output is set high (again assuming the Output Mode Register is programmed active high). The timer will then count down to zero. Once the zero count is reached the output goes low

for one clock period of the timer clock. Then on the next clock the counter is reloaded automatically and the count-down repeats itself. The output, shown in *Figure 9*, is a waveform whose pulse width and period is determined by N, the input register value, and the input clock period:

Again, the output polarity is controllable as in mode 0. If enabled, an interrupt is generated whenever the zero count is reached. This can be used to generate a periodic interrupt.

#### **MODE 2: SQUARE WAVE GENERATOR**


This mode is also cyclic but in this case a square wave rather than a pulse is generated. The output square wave period is determined by the value loaded into the timer input register. This period and the duty cycle are:

$$Period = 2(N + 1)$$
 (Clock Period)

Duty Cycle = 0.5

When the timer is stopped the output will be low, and when the Start/Stop bit is set high the timer's counter will be loaded on the next clock falling transition and the output will be set high.

The output will be toggled after the zero count is detected and the counter will then be reloaded, and the cycle will continue. Thus, every N + 1 counts the output gets toggled, as shown in *Figure 10*. Like the other modes the timer operation can be suspended by setting the count hold/gate bit (CHG) in the Timer Control Register. An interrupt will be generated every falling edge of the timer output, if enabled.






FIGURE 10. Timing Waveforms for Timer Mode 2 (MFO Output Programmed Active High)

#### MODE 3: RETRIGGERABLE ONE SHOT

Once the timer Start/Stop bit is set the output stays inactive, and nothing happens until the Count Hold/Gate (CHG) bit is set in the timer control register. When a transition ocurs the one shot output is set active immediately; the counter is loaded with the value in the input register on the next transition of the input clock and the countdown begins. If a retrigger occurs, regardless of the current counter value, the counters will be reloaded with the value in the input register and the counter will be restarted without changing the output state. See Figure 11. A trigger count can occur at any time during the count cycle. In this mode the timer will output a single pulse whose width is determined by the value in the input data register (N) and the input clock period.

The timer will generate an interrupt only when it reaches a count of zero. This timer mode is useful for continuous "watch dog" timing, line frequency power failure detection, etc.

## 

National has discovered that some users may encounter unacceptable error rates for their applications when reading the timers on the fly asynchronously. When doing asynchronous reads of the timers, an error may occur. The error is that a successive read may be larger than the previous read. Experimental results indicate that the typical error rate is approximately one per 29000 under the following conditions:

Timer clock frequency of 5 MHz. Computer: 386/33 MHz PC/AT

Program: Microsoft 'C' 6.0, reading and saving timer contents in a continuous loop.

Those users who find the error rate unacceptable may reduce the problem effectively to zero by employing a hardware work-around that synchronizes the writing of the read bit to the timer control register with respect to the decrementing clock. Refer to *Figure 1* in Appendix A, for a suggested hardware work-around.

A software work-around can reduce the errors but not as substantial as a hardware work-around. Software work-arounds are based on observations that the read following a bad read appeared to be valid.

This problem concerns statistical probability and is similar to metastability issues. For more information on metastability, refer to 1991 IEEE transactions on Custom Integrated Circuits Conference, paper by T.J. Gabara of AT&T Bell Laboratories, page 29.4.1.

Normally reading the timer data register addresses, 0FH and 10H for Timer 0 and 11H and 12H for Timer 1 will result in reading the input data register which contains the preset value for the timers.

To read the contents of a timer, the  $\mu P$  first sets the timer read bit in the appropriate Timer Control Register high. This will cause the counter's contents to be latched to 2–8 bit output registers, and will enable these registers to be read if the  $\mu P$  reads the timer's input data register addresses. On reading the LSB byte the timer read bit is internally reset and subsequent reads of the timer locations will return the input register values.

#### DETAILED REGISTER DESCRIPTION

There are 5 external address bits: Thus, the host microprocessor has access to 32 locations at one time. An internal switching scheme provides a total of 67 locations.

This complete address space is organized into two pages. Page 0 contains two blocks of control registers, timers, real time clock counters, and special purpose RAM, while page 1 contains general purpose RAM. Using two blocks enables the 9 control registers to be mapped into 5 locations. The only register that does not get switched is the Main Status Register. It contains the page select bit and the register select bit as well as status information.

A memory map is shown in *Figure 2* and register addressing in Table VII. They show the name, address and page locations for the LV8571A.




FIGURE 11. Timing Waveforms for Timer Mode 3, MFO Output Programmed Active High

1


TABLE VII. Register/Counter/RAM

A0-4	PS (Note 1)	RS (Note 2)	ntiw nateinal Descr	iption of the birds of the		
CONT	ROL REC	SISTERS	work-around.	ested hardware v		
00	1 X	TO X	Main Status Register	software work-s		
01	0	0	Timer 0 Control Regis	ster an Indicated		
02	0	0	Timer 1 Control Register			
03	0	0	Periodic Flag Registe	reaso ale sulluoi		
04	0	0	Interrupt Routing Reg			
01	nie o bn	s wilded	Real Time Mode Reg	istero meldong airl		
02	1 m0 as	to nbits	Output Mode Registe	netastability issua		
03	0	moleuC	Interrupt Control Regi	ister 0 - on F of help		
04	0	A 11 m	Interrupt Control Reg	ister 1 and a divi		
COUN	NTERS (C	LOCK CA	ALENDAR)	atories, page 29.4		
05	0 15	a Xiai	1/100, 1/10 Seconds	s (0-99) y yllamol		
06	0	X		(0-59)		
07	0	X	Minutes	(0-59)		
08	0	X	Hours	(1-12, 0-23)		
09	0	X	Days of	CHID ELD BY OUR		
	sets the	juP first	Month	(1-28/29/30/31)		
OA	ste0 hig	gel X lon	Months III elengon	(1-12) milid bes		
OB	0.0 bar	beXato	Years almos a sains	(0-99) sauss in		
0C	rs to be	X	Julian Date (LSB)	(1-99)		
0D	0	X	Julian Date	(0-3)		
0E	0	X	Day of Week	(1-7)		
TIME	R DATA F	REGISTE	RS <sub>termit</sub> ent to abac	nd subsequent re		
0F	0	X	Timer 0 LSB	put register value		
10	0	X	Timer 0 MSB	NIANA AN ILIAN		
11	0	X	Tilliel I LOD	ETAILED REGIS		
12	ost Onlen	IS, XIE	Timer 1 MSB	nere are 5 extern		
TIME	COMPAR	ERAM	to 32 locations at	ssor has access		
13	0	X	Sec Compare RAM	(0-59)		
31480	ov0 oh	X	Min Compare RAM	(0-59) omoo aid		
15	18. One	e X sie	Hours Compare	age 0 contains tv		
	M. while	AA seon	RAM	(1-12, 0-23)		
16	0	Na X	DOM Compare			
	miteant	A atel I	RAM	(1-28/29/30/31		
17	0	X	Months Compare			
	nisM e	11 St Det	RAM			
18	0 D	IS X	DOW Compare RAM	(1-7)		
TIME	SAVE RA	M	OBSTRUCT REGISTED	s new as no rose		
SANTED TO SECTION	0	X	Seconds Time Save F			
19		Sex IDE	Minutes Time Save R			
1A	pgs o bal					
1A 1B	0	X	Hours Time Save RAI			
1A 1B 1C	0	X	Day of Month Time Sa	ave RAM		
1A 1B	0	X		ave RAM		
1A 1B 1C	0	X	Day of Month Time Sa	ave RAM		
1A 1B 1C 1D	0 0 0	X X	Day of Month Time Sa Months Time Save R	ave RAM AM		

1 PS—Page Select (Bit D7 of Main Status Register)

2 RS—Register Select (Bit D7 of Main Status Register)

#### MAIN STATUS REGISTER



The Main Status Register is always located at address 0 regardless of the register block or the page selected.

**D0:** This read only bit is a general interrupt status bit that is taken directly from the interrupt pins. The bit is a one when an interrupt is pending on either the INTR pin or the MFO pin (when configured as an interrupt). This is unlike D3-D5 which can be set by an interrupt. This bit is reset when the interrupt status bits in the Main Status Register are cleared.

D1–D5: These five bits of the Main Status Register are the main interrupt status bits. Any bit may be a one when any of the interrupts are pending. Once an interrupt is asserted the  $\mu P$  will read this register to determine the cause. These interrupt status bits are not reset when read. Except for D1, to reset an interrupt a one is written back to the corresponding bit that is being tested. D1 is reset whenever the  $\overline{PFAIL}$  pin = logic 1. This prevents loss of interrupt status when reading the register in a polled mode. D1, D3–D5 are set regardless of whether these interrupts are masked or not by bits D6 and D7 of Interrupt Control Registers 0 and 1.

**D6 and D7:** These bits are Read/Write bits that control which register block or RAM page is to be selected. Bit D6 controls the register block to be accessed (see memory map). The memory map of the clock is further divided into two memory pages. One page is the registers, clock and timers, and the second page contains 31 bytes of general purpose RAM. The page selection is determined by bit D7.

Internal Counter Clock

FIGURE 11. Thisling Wayeforms for Timer Mode 3, MFO Output Programmed Active High



These registers control the operation of the timers. Each timer has its own register.

**D0:** This bit will Start (1) or Stop (0) the timer. When the timer is stopped the timer's prescaler and counter are reset, and the timer will restart from the beginning when started again. In mode 0 on time out the TSS bit is internally reset.


D1 and D2: These control the count mode of the timers. See Table VI.

D3-D5: These bits control which clock signal is applied to the timer's counter input. Refer to Table IV for details.

D6: This is the read bit. If a one is written into this location it will cause the contents of the timer to be latched into a holding register, which can be read by the  $\mu P$  at any time. Reading the least significant byte of the timer will reset the RD bit. The timer read cycle can be aborted by writing RD to zero.

D7: The CHG bit has two mode dependent functions. In modes 0 through 2 writing a one to this bit will suspend the timer operation (without resetting the timer prescaler). However, in mode 3 this bit is used to trigger or re-trigger the count sequence as with the gate pins. If retriggering is desired using the CHG bit, it is not necessary to write a zero to this location prior to the re-trigger. The action of further writing a one to this bit will re-trigger the count.

#### PERIODIC FLAG REGISTER as bas, sthW\bsoFl sas stid IIA



The Periodic Flag Register has the same bit for bit correspondence as Interrupt Control Register 0 except for D6 and D7. For normal operation (i.e., not a single supply application) this register must be written to on initial power up or after an oscillator fail event. D0–D5 are read only bits, D6 and D7 are read/write.

read and can be used as selective data change flags.

D6: This bit performs a dual function. When this bit is read, a one indicates that an oscillator failure has occurred and the time information may have been lost. Some of the ways an oscillator failure might be caused are: failure of the crystal, shorting OSC IN or OSC OUT to GND or V<sub>CC</sub>, removal of crystal, removal of battery when in the battery backed mode (when a "0" is written to D6), lowering the voltage at the V<sub>BB</sub> pin to a value less than 2.2V when in the battery backed mode. Bit D6 is automatically set to 1 on initial power-up or an oscillator fail event. The oscillator fail flag is reset by writing a one to the clock start/stop bit in the Real Time Mode Register, with the crystal oscillating.


When D6 is written to, it defines whether the TCP is being used in battery backed (normal) or in a single supply mode application. When set to a one this bit configures the TCP for single power supply applications. This bit is automatically set on initial power-up or an oscillator fail event. When set, D6 disables the oscillator reference circuit. The result is that the oscillator is referenced to  $V_{\rm CC}$ . When a zero is written to D6 the oscillator reference is enabled, thus the oscillator is referenced to  $V_{\rm BB}$ . This allows operation in standard battery standby applications.

At initial power on, if the LV8571A is going to be programmed for battery backed mode, the V<sub>BB</sub> pin should be connected to a potential in the range of 2.2V to V<sub>CC</sub>-0.4V.

For single supply mode operation, the V<sub>BB</sub> pin should be connected to GND and the PFAIL pin connected to V<sub>CC</sub>.

D7: Writing a one to this bit enables the test mode register at location 1F (see Table VII). This bit should be forced to zero during initialization for normal operation. If the test mode has been entered, clear the test mode register before leaving test mode. (See separate test mode application note for further details.)

#### INTERRUPT ROUTING REGISTER



**D0-D4:** The lower 5 bits of this register are associated with the main interrupt sources created by this chip. The purpose of this register is to route the interrupts to either the MFO (multi-function pin), or to the main interrupt pin. When any bit is set the associated interrupt signal will be sent to the MFO pin, and when zero it will be sent to the INTR pin.


D5: The Delay Enable bit is used when a power fail occurs. If this bit is set, a 480  $\mu$ s delay is generated internally before the  $\mu$ P interface is locked out. This will enable the  $\mu$ P to access the registers for up to 480  $\mu$ s after it receives a power fail interrupt. After a power failure is detected but prior to the 480  $\mu$ s delay timing out, the host  $\mu$ P may force immediate lock out by resetting the Delay Enable bit. Note if this bit is a 0 when power fails then after a delay of 30  $\mu$ s min/63  $\mu$ s max the  $\mu$ P cannot read the chip.

**D6:** This read only bit is set and reset by the voltage at the  $V_{BB}$  pin. It can be used by the  $\mu P$  to determine whether the battery voltage at the  $V_{BB}$  pin is getting too low. A comparation monitors the battery and when the voltage is lower than 2.1V (typical) this bit is set. The power fail interrupt must be enabled to check for a low battery voltage.

D7: Time Save Enable bit controls the loading of real-time-clock data into the Time Save RAM. When a one is written to this bit the Time Save RAM will follow the corresponding clock registers, and when a zero is written to this bit the time in the Time Save RAM is frozen. This eliminates any synchronization problems when reading the clock, thus negating the need to check for a counter rollover during a read cycle.

This bit must be set to a one prior to power failing to enable the Time Save feature. When the power fails this bit is automatically reset and the time is saved in the Time Save RAM.

#### REAL TIME MODE REGISTER



D0-D1: These are the leap year counter bits. These bits are written to set the number of years from the previous leap year. The leap year counter increments on December 31st and it internally enables the February 29th counter state. This method of setting the leap year allows leap year to occur whenever the user wishes to, thus providing flexibility in implementing Japanese leap year function.

Save TY3	LY0	Leap Year Counter
ritiw loteloor	gistororre asi	Leap Year Current Year
The popose	by this onip.	Leap Year Last Year
ORM and her	ille of orduine	Leap Year 2 Years Ago
act of tree a	sional will be	Leap Year 3 Years Ago

**D2:** The count mode for the hours counter can be set to either 24 hour mode or 12 hour mode with AM/PM indicator. A one will place the clock in 12 hour mode.

D3: This bit is the master Start/Stop bit for the clock. When a one is written to this bit the real time counter's prescaler and counter chain are enabled. When this bit is reset to zero the contents of the real time counter is stopped and the prescaler is cleared. When the TCP is initially powered up this bit will be held at a logic 0 until the oscillator starts functioning correctly after which this bit may be modified. If an oscillator fail event occurs, this bit will be reset to logic 0.

**D4:** This bit controls the operation of the interrupt output in standby mode. If set to a one it allows Alarm, Periodic, and Power Fail interrupts to be functional in standby mode. Timer interrupts will also be functional provided that bit D5 is also set. Note that the MFO and INTR pins are configured as open drain in standby mode.

If bit D4 is set to a zero then interrupt control register 0 and bits D6 and D7 of interrupt control register 1 will be reset when the TCP enters the standby mode ( $V_{BB} > V_{CC}$ ). They will have to be re-configured when system ( $V_{CC}$ ) power is restored.

**D5:** This bit controls the operation of the timers in standby mode. If set to a one the timers will continue to function when the TCP is in standby mode. The input pins TCK, G0, G1 are locked out in standby mode, and cannot be used.


Therefore external control of the timers is not possible in standby mode. Note also that MFO and T1 pins are automatically reconfigured open drain during standby.

**D6 and D7:** These two bits select the crystal clock frequency as per the following table:

XT1	хто	Crystal Frequency
0	0	32.768 kHz
0	nond on t	4.194304 MHz
at to holto	0	4.9152 MHz
1 1 100	oo eft rea	32.000 kHz

All bits are Read/Write, and any mode written into this register can be determined by reading the register. On initial power up these bits are random.

#### **OUTPUT MODE REGISTER**



# Functional Description (Continued) 95M H8 assymble retailed autata bins loring

**D0 and D1:** These bits are available as general purpose RAM.

D2: This bit, when set to a one makes the INTR output pin active high, and when set to a zero, it makes this pin active low.

D3: This bit controls whether the INTR pin is an open drain or push-pull output. A one indicates push-pull.


D4: This bit, when set to a one makes the MFO output pin active high, and when set to a zero, it makes this pin active low.

**D5:** This bit controls whether the MFO pin is an open drain or push-pull output. A one indicates push-pull.

D6 and D7: These bits are used to program the signal appearing at the MFO output, as follows:

D7	D6	MFO Output Signal
0	0	2nd Interrupt
0	Obta	Timer 0 Waveform
1	X	Buffered Crystal Oscillator

#### **INTERRUPT CONTROL REGISTER 0**




D0-D5: These bits are used to enable one of the selected periodic interrupts by writing a one into the appropriate bit. These interrupts are issued at the rollover of the clock. For example, the minutes interrupt will be issued whenever the minutes counter increments. In all likelihood the interrupt will be enabled asynchronously with the real time change. Therefore, the very first interrupt will occur in less than the periodic time chosen, but after the first interrupt all subsequent interrupts will be spaced correctly. These interrupts are useful when minute, second, real time reading, or task

switching is required. When all six bits are written to a 0 this disables periodic interrupts from the Main Status Register and the interrupt pin.

D6 and D7: These are individual timer enable bits. A one written to these bits enable the timers to generate interrupts to the  $\mu P$ .

#### **INTERRUPT CONTROL REGISTER 1**



D0-D5; Each of these bits are enable bits which will enable a comparison between an individual clock counter and its associated compare RAM. If any bit is a zero then that clock-RAM comparator is set to the "always equal" state and the associated TIME COMPARE RAM byte can be used as general purpose RAM. However, to ensure that an alarm interrupt is not generated at bit D3 of the Main Status Register, all bits must be written to a logic zero.

D6: In order to generate an external alarm compare interrupt to the  $\mu P$  from bit D3 of the Main Status Register, this bit must be written to a logic 1. If battery backed mode is selected then this bit is controlled by D4 of the Real Time Mode Register.

**D7:** The MSB of this register is the enable bit for the Power Fail Interrupt. When this bit is set to a one an interrupt will be generated to the  $\mu$ P when  $\overline{\text{PFAIL}}=0$ . If battery backed mode is selected then this bit is controlled by D4 of the Real Time Mode Register.

This bit also enables the low battery detection analog circuitry.

If the user wishes to mask the power fail interrupt, but utilize the analog circuitry, this bit should be enabled, and the Routing Register can be used to route the interrupt to the MFO pin. The MFO pin can then be left open or configured as the Timer 0 or buffered oscillator output.



	Register PS = 0		D4 ADDRESS = 0		R/W <sup>1</sup>	ent a Rem on	o s ol as na	Reset by writing
R/W	R/W	R/W <sup>1</sup>	R/W <sup>1</sup>	R/W <sup>1</sup>	HEIS AND SHIP SE	a zero, il malo	of the hoow	1 to bit.
Select	Register Select	Timer 1	Timer 0 Interrupt	Alarm	Periodic Interrupt	Power Fail Interrupt	Interrupt	2. Set/reset by voltage at
aldans sru re enable	TER 1		STANDOR NO DIST			a zero, it mak	when set to	interrupts are removed
- SIDRING	rol Register PS	The second secon					. and additional	or push-pull out
Count Hold Gate	Timer Read	Input Clock Select C2	Input Clock Select C1	Input Clock Select C0	Mode Select M1	Mode Select M0	Timer Start/Stop	All Bits R/W
Timer 1 Cont	rol Register PS	S = 0 R	S = 0 Ac	ldress = 02H	. 10	Output Sign	DG MFC	70
Count Hold Gate	Timer Read	Input Clock Select C2	Input Clock Select C1	Input Clock Select C0	Mode Select M1	Mode Select M0	Timer Start/Stop	All Bits R/W
Periodic Flag	Register PS =	0 RS	= 0 Addr	ess = 03H	R5	R5	DAN IRSTING	4. Read Osc fa
Test	Osc. Fail/	1 ms	10 ms	100 ms	Seconds	10 Second	Minute	Write 0 Batt-
Mode	Single Supply	Flag	Flag	Flag	Flag	Flag	Flag	Backed Mod Write 1 Sing
at an slarm	er, to ensure the Rain St	rewart : MAJ4	energy purpose	g as jemi	eldane broces i	1 10		Supply Mod 5. Reset by
								positive edg of read.
	iting Register F		RS = 0 R/W	Address = 04	H R/W	R/W	R/W	orread.
nterrupt Rou R/W	rting Register F R <sup>6</sup>	PS = 0		R/W Timer 0		R/W Periodic	R/W Power Fail	6. Set and rese
nterrupt Rou	iting Register F	PS = 0 R/W	R/W	R/W	R/W	on did		
R/W Time Save Enable	R6 Low Battery	PS = 0 R/W Power Fail Delay Enable	R/W Timer 1 Int. Route MFO/INT	R/W Timer 0 Int. Route MFO/INT	Alarm Int. Route MFO/INT	Periodic Int. Route	Power Fail Int. Route	6. Set and rese
R/W Time Save Enable	Low Battery	PS = 0 R/W Power Fail Delay Enable	R/W Timer 1 Int. Route MFO/INT	R/W Timer 0 Int. Route MFO/INT	Alarm Int. Route MFO/INT	Periodic Int. Route	Power Fail Int. Route	6. Set and rese by V <sub>BB</sub> voltage.
R/W Time Save Enable	Register F Re Low Battery Flag	PS = 0 R/W  Power Fail Delay Enable  S = 0 F	R/W Timer 1 Int. Route MFO/INT  RS = 1 A	R/W Timer 0 Int. Route MFO/INT ddress = 01H	R/W Alarm Int. Route MFO/INT	Periodic Int. Route MFO/INT	Power Fail Int. Route MFO/INT	6. Set and rese
Time Save Enable  Real Time Mo Crystal Freq. XT1	Register F Re Low Battery Flag  ode Register PS Crystal	PS = 0 R/W Power Fail Delay Enable S = 0 F Timers EN on Back-Up	R/W Timer 1 Int. Route MFO/INT  RS = 1 Interrupt EN on Back-Up	R/W Timer 0 Int. Route MFO/INT  ddress = 01H Clock Start/Stop	Alarm Int. Route MFO/INT	Periodic Int. Route MFO/INT	Power Fail Int. Route MFO/INT	6. Set and rese by V <sub>BB</sub> voltage.
Time Save Enable  Real Time Mo Crystal Freq. XT1	Low Battery Flag  Crystal Freq. XT0	PS = 0 R/W Power Fail Delay Enable S = 0 F Timers EN on Back-Up	R/W Timer 1 Int. Route MFO/INT  RS = 1 Interrupt EN on Back-Up	R/W Timer 0 Int. Route MFO/INT  ddress = 01H Clock Start/Stop	Alarm Int. Route MFO/INT	Periodic Int. Route MFO/INT	Power Fail Int. Route MFO/INT	6. Set and rese by V <sub>BB</sub> voltage.
Time Save Enable  Real Time Mo Crystal Freq. XT1  Output Mode MFO as Crystal	Low Battery Flag  Crystal Freq. XT0  Register PS  MFO as	PS = 0 R/W Power Fail Delay Enable S = 0 Timers EN on Back-Up  0 RS = 0 MFO PP/OD	R/W Timer 1 Int. Route MFO/INT  RS = 1 A Interrupt EN on Back-Up  1 Addr MFO	R/W Timer 0 Int. Route MFO/INT ddress = 01H Clock Start/Stop ess = 02H INTR	R/W  Alarm Int. Route MFO/INT  12/24 Hr. Mode  INTR Active HI/LO	Periodic Int. Route MFO/INT  Leap Year MSB	Power Fail Int. Route MFO/INT Leap Year LSB	6. Set and reserve by V <sub>BB</sub> voltage.  All Bits R/W
Time Save Enable  Real Time Mo Crystal Freq. XT1  Output Mode MFO as Crystal	Low Battery Flag  Crystal Freq. XT0  Register PS  MFO as Timer 0	PS = 0 R/W Power Fail Delay Enable S = 0 Timers EN on Back-Up  0 RS = 0 MFO PP/OD	R/W Timer 1 Int. Route MFO/INT  RS = 1 A Interrupt EN on Back-Up = 1 Addr MFO Active HI/LO	R/W Timer 0 Int. Route MFO/INT  ddress = 01H Clock Start/Stop ess = 02H INTR PP/OD	R/W  Alarm Int. Route MFO/INT  12/24 Hr. Mode  INTR Active HI/LO	Periodic Int. Route MFO/INT  Leap Year MSB	Power Fail Int. Route MFO/INT Leap Year LSB	6. Set and rese by V <sub>BB</sub> voltage.  All Bits R/W  All Bits R/W
Time Save Enable  Real Time Mo Crystal Freq. XT1  Output Mode  MFO as Crystal  nterrupt Cor	Low Battery Flag  code Register PS Crystal Freq. XTO  Register PS = MFO as Timer 0	PS = 0 R/W  Power Fail Delay Enable  S = 0 F Timers EN on Back-Up  0 RS = MFO PP/OD	R/W Timer 1 Int. Route MFO/INT  RS = 1 A Interrupt EN on Back-Up  = 1 Addr MFO Active HI/LO  RS = 1	R/W Timer 0 Int. Route MFO/INT  clock Start/Stop  ess = 02H INTR PP/OD  Address = 0	R/W  Alarm Int. Route MFO/INT  H  12/24 Hr. Mode  INTR Active HI/LO	Periodic Int. Route MFO/INT  Leap Year MSB	Power Fail Int. Route MFO/INT Leap Year LSB	6. Set and rese by V <sub>BB</sub> voltage.  All Bits R/W  All Bits R/W
Time Save Enable  Real Time Mo  Crystal Freq. XT1  Dutput Mode  MFO as Crystal  nterrupt Cor  Timer 1 Interrupt Enable	Low Battery Flag  code Register PS Crystal Freq. XTO  Register PS MFO as Timer 0 Interrupt	PS = 0 R/W Power Fail Delay Enable S = 0 Timers EN on Back-Up O RS MFO PP/OD PS = 0 1 ms Interrupt Enable	R/W  Timer 1 Int. Route MFO/INT  RS = 1 AInterrupt EN on Back-Up  = 1 Addr MFO Active HI/LO  RS = 1 10 ms Interrupt	R/W Timer 0 Int. Route MFO/INT  ddress = 01H Clock Start/Stop ess = 02H INTR PP/OD  Address = 0 100 ms Interrupt	R/W  Alarm Int. Route MFO/INT  12/24 Hr. Mode  INTR Active HI/LO  3H  Seconds Interrupt Enable	Periodic Int. Route MFO/INT  Leap Year MSB  RAM  10 Second Interrupt	Power Fail Int. Route MFO/INT  Leap Year LSB  RAM  Minute Interrupt	6. Set and rese by V <sub>BB</sub> voltage.  All Bits R/W
Time Save Enable  Real Time Mo  Crystal Freq. XT1  Dutput Mode  MFO as Crystal  nterrupt Cor  Timer 1 Interrupt Enable	Low Battery Flag  Crystal Freq. XT0  Register PS  MFO as Timer 0  Interrupt Enable	PS = 0 R/W Power Fail Delay Enable S = 0 Timers EN on Back-Up O RS MFO PP/OD PS = 0 1 ms Interrupt Enable	R/W Timer 1 Int. Route MFO/INT  RS = 1 A Interrupt EN on Back-Up  = 1 Addr MFO Active HI/LO  RS = 1 10 ms Interrupt Enable	R/W Timer 0 Int. Route MFO/INT  Clock Start/Stop  ess = 02H INTR PP/OD  Address = 0 100 ms Interrupt Enable	R/W  Alarm Int. Route MFO/INT  12/24 Hr. Mode  INTR Active HI/LO  3H  Seconds Interrupt Enable	Periodic Int. Route MFO/INT  Leap Year MSB  RAM  10 Second Interrupt	Power Fail Int. Route MFO/INT  Leap Year LSB  RAM  Minute Interrupt	6. Set and rese by V <sub>BB</sub> voltage.  All Bits R/W
Time Save Enable  Real Time Mo Crystal Freq. XT1  Dutput Mode MFO as Crystal  nterrupt Cor Timer 1 Interrupt Enable	Low Battery Flag  code Register PS Crystal Freq. XTO  Register PS = MFO as Timer 0 Interrupt Enable  atrol Register 1	PS = 0 R/W  Power Fail Delay Enable  S = 0 Timers EN on Back-Up  O RS  MFO PP/OD  PS = 0  1 ms Interrupt Enable  PS = 0	R/W  Timer 1 Int. Route MFO/INT  RS = 1 AINTERINATION  RS = 1 Addr  MFO Active HI/LO  RS = 1 10 ms Interrupt Enable  RS = 1	R/W Timer 0 Int. Route MFO/INT  ddress = 01H Clock Start/Stop ess = 02H INTR PP/OD  Address = 0 100 ms Interrupt Enable  Address = 0	R/W  Alarm Int. Route MFO/INT  12/24 Hr. Mode  INTR Active HI/LO  33H  Seconds Interrupt Enable	Periodic Int. Route MFO/INT  Leap Year MSB  RAM  10 Second Interrupt Enable	Power Fail Int. Route MFO/INT  Leap Year LSB  RAM  Minute Interrupt Enable	6. Set and rese by V <sub>BB</sub> voltage.  All Bits R/W

- ic Flag Register.
- Write zero to the RAM/TEST mode Register located in page 0, address HEX 1F.
- 3. Leave the test mode by writing a 0 to bit D7 in the Periodic Flag Register. Steps 1, 2, 3 guarantee that if the test mode had been entered during power on (due to random pulses from the system), all test mode conditions are cleared. Most important is that the OSC Fail Disable bit is cleared. Refer to AN-589 for more information on test mode operation.
- After power on (V<sub>CC</sub> and V<sub>BB</sub> powered), select the correct crystal frequency bits (D7, D6 in the Real Time Mode Register) as shown in Table 1.

Table 1

Frequency A	D7	D6
32.768 KHz	0	0
4.194304 MHz	TON BO	0.1
4.9152 MHz	1	0 4318
32.0 KHz	1 1	1

- Enter a software loop that does the following:
   Set a 3 second(approx) software counter. The crystal oscillator may take 1 second to start.
- 5.1 Write a 1 to bit D3 in the Real Time Mode Register (try to start the clock). Make sure the crystal select bits remain the same as in step 1. Under normal operation, this bit can be set only if the oscillator is running. During the software loop, RAM, real time counters, output configu-


IF a 1, go to 5.1 If this bit remains a 1 after 3 seconds, then abort and check hardware. The crystal may be defective or not installed. There may be a short at OSC IN or OSC OUT to  $V_{CC}$  or GND, or to some impedance that is less than 10 M $\Omega$ .

IF a 0, then the oscillator is running, go to step 7.

7. Write a 0 to bit D6 in the Periodic Flag Register. This action puts the clock chip in the battery backed mode. This mode can be entered only if the OSC fail flag (bit D6 of the Periodic Flag Register) is a 0. Reminder, bit D6 is a dual function bit. When read, D6 returns oscillator status. When written, D6 causes either the Battery Backed Mode, or the Single Supply Mode of operation. The only method to ensure the chip is in the battery


The only method to ensure the chip is in the battery backed mode is to measure the waveform at the OSC OUT pin. If the battery backed mode was selected successfully, then the peak to peak waveform at OSC OUT is referenced to the battery voltage. If not in battery backed mode, the waveform is referenced to  $V_{\rm CC}$ . The measurement should be made with a high impedance low capacitance probe (10 M $\Omega$ , 10 pF oscilloscope probe or better). Typical peak to peak swings are within 0.6V of  $V_{\rm CC}$  and ground respectively.

- 8. Write a 1 to bit D7 of Interrupt Control Register 1. This action enables the PFAIL pin and associated circuitry.
- Write a 1 to bit D4 of the Real Time Mode Register. This action ensures that bit D7 of Interrupt Control Register 1 remains a 1 when V<sub>BB</sub> > V<sub>CC</sub> (standby mode).
- 10. Initialize the rest of the chip as needed.



\*These components may be necessary to meet UL requirements for lithium batteries. Consult battery manufacturer.

1



# **Typical Performance Characteristics**

Supply Voltage

88 200

-bivord 150

100

50

|cc (μA)

(Single Supply Mode Fosc = 32.768 kHz)

f = 1 MHz

 $f = 500 \, \text{kHz}$ 

- 12/24 hor

in Power fail features

# On-chip interrupt structure

TL/F/11416-27

CONDITIONS : CS = VCC

RD, WR, A0 → A4 = f

method lemotics of dollars viggue 1 TL/F/11416-25 -


f = SQ. WAVE, VLO = OV, VHI = VCC

V<sub>CC</sub> (Volts)

LV8571A

**Operating Current vs** Operating Current vs


Supply Voltage (Battery Backed Mode Fosc = 32.768 kHz,  $V_{BB} = 2.5V)$ 



equiling only the add I (volts) V<sub>CC</sub> (volts) and two capacitors. sidatosise mangorg ai voneupent latavio TL/F/11416-26


Standby Current vs Power 10 to asked 44 of quite **Supply Voltage** 

3.0



Standby Current vs Power **Supply Voltage** 

(Fosc = 4.194304 MHz)



TL/F/11416-28



# LV8572A Low Voltage Real Time Clock (RTC)

# **General Description**

The LV8572A is intended for use in microprocessor based systems where information is required for multi-tasking, data logging or general time of day/date information. This device is implemented in low voltage silicon gate microCMOS technology to provide low standby power in battery back-up environments. The circuit's architecture is such that it looks like a contiguous block of memory or I/O ports. The address space is organized as 2 software selectable pages of 32 bytes. This includes the Control Registers, the Clock Counters, the Alarm Compare RAM, and the Time Save RAM. Any of the RAM locations that are not being used for their intended purpose may be used as general purpose CMOS RAM.

Time and date are maintained from 1/100 of a second to year and leap year in a BCD format, 12 or 24 hour modes. Day of week, day of month and day of year counters are provided. Time is controlled by an on-chip crystal oscillator requiring only the addition of the crystal and two capacitors. The choice of crystal frequency is program selectable.


Power failure logic and control functions have been integrated on chip. This logic is used by the RTC to issue a power fail interrupt, and lock out the  $\mu p$  interface. The time power

fails may be logged into RAM automatically when  $V_{BB} > V_{CC}$ . Additionally, two supply pins are provided. When  $V_{BB} > V_{CC}$ , internal circuitry will automatically switch from the main supply to the battery supply. Status bits are provided to indicate initial application of battery power, system power, and low battery detect. (Continued)

(Single Supply Mode

#### **Features**

- 3.3V ±10% supply
- Full function real time clock/calendar
  - 12/24 hour mode timekeeping
  - Day of week and day of years counters
  - Four selectable oscillator frequencies
  - Parallel resonant oscillator
- Power fail features
  - Internal power supply switch to external battery
  - Power Supply Bus glitch protection
- Automatic log of time into RAM at power failure
- On-chip interrupt structure
- Periodic, alarm, and power fail interrupts
- Up to 44 bytes of CMOS RAM the The The Transport of th



Supply Voltage (V <sub>CC</sub> )		1 10 100	-0.5V to +7.0V	Supply Voltage (V <sub>BB</sub> ) (Note 3) 2.2	V <sub>CC</sub> -0.4 V
DC Input Voltage (V <sub>IN</sub> ) DC Output Voltage (V <sub>OUT</sub> )			$0.5V \text{ to } V_{CC} + 0.5V$ .5V to $V_{CC} + 0.5V$	DC Input or Output Voltage (VIN, VOUT) S of roll client according to	V <sub>CC</sub> V
Storage Temperature Range			-65°C to +150°C	Operation Temperature (T <sub>A</sub> ) 32 bs 37 -40	+85 WA1C
	Power Dissipation (PD)		500 mW	Electr-Static Discharge Rating	1 kV
Lead Tempe	Lead Temperature (Soldering, 1		260°C	Typical Values  θ μ DIP Board	61°C/W
	08			sta Socket dedon's basel	67°C/W
en	80			θ <sub>JA</sub> PLCC Board Board Socket	80°C/W

### DC Electrical Characteristics sessoon A stirW to been neewled emit evitosni muminim

 $V_{CC} = 3.3V \pm 10\%$ ,  $V_{BB} = 2.5V$ ,  $V_{\overline{PFAII}} > V_{IH}$ ,  $C_{I} = 100$  pF (unless otherwise specified)

Symbol	Parameter	Conditions	Min	Max	Units
VIHen	High Level Input Voltage (Note 4)	Any Inputs Except OSC IN, OSC IN with External Clock	2.0 V <sub>BB</sub> -0.2	V <sub>CC</sub> +0.3	HAW
VIL an	Low Level Input Voltage	All Inputs Except OSC IN OSC IN with External Clock	N) dit = 0.3 de l'S	9.8 othw 0.2	WW
V <sub>OH</sub>	High Level Output Voltage (Excluding OSC OUT, INTR)	$I_{OUT} = -20 \mu\text{A}$ edoug and $I_{OUT} = -2.0 \text{mA}$	V <sub>CC</sub> -0,2 2.4	Data	W.V
Vol	Low Level Output Voltage (Excluding OSC OUT)	$I_{OUT} = 20 \mu A$ $I_{OUT} = 2.0 \text{ mA}^{(4)} \text{ adouble of the Williams}$	Select Hold after	0.2 qidO 0.3	HOVV
I <sub>IN</sub>	Input Current (Except OSC IN)	V <sub>IN</sub> = V <sub>CC</sub> or GND		±0.7	μΑ
loz	Output TRI-STATE® Current	V <sub>OUT</sub> = V <sub>CC</sub> or GND (T al 100)	Rollover to INTR	1± Clook	Пора
ILKG asonem	Output High Leakage Current MFO, INTR Pins	V <sub>OUT</sub> = V <sub>CC</sub> or GND Outputs Open Drain		Strobe width as use are low to be terminal	μΑ
lcc nences when	Quiescent Supply Current (Note 7)	F <sub>OSC</sub> = 32.768 kHz V <sub>IN</sub> = V <sub>CC</sub> or GND (Note 5) V <sub>IN</sub> = V <sub>CC</sub> or GND (Note 6) V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 6)	y design but not prod id in the wite liming to a when either signal	220 700 st	μΑ μΑ mA
	S (Note 12)	F <sub>OSC</sub> = 4.194304 MHz or 4.9152 MHz V <sub>O.8</sub> or C V <sub>IN</sub> = V <sub>CC</sub> or GND (Note 6) V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 6)	GNI G ns (	Pulse Levels Plse and Fall Time	Amput
lcc n xi	Quiescent Supply Current (Single Supply Mode) (Note 7)	V <sub>BB</sub> = GND V <sub>IN</sub> = V <sub>CC</sub> or GND	Active Active Active gand scope capacit	TATE Reference (Note 06) = 100 pl. includes	TRI-S
IBB (III	Standby Mode Battery Supply Current (Note 7)	$V_{CC}=GND$ OSC OUT = open circuit, other pins = GND $F_{OSC}=32.768~kHz\mu A$ $F_{OSC}=4.9152~MHz~or$ $4.194304~MHz$	ining mossbrements: 25°C, f = 1 Mir	and ovilor or GMD = open for all ovilor or ago = open for all of the open for all of the open for all open fo	μΑ μΑ
I <sub>BLK</sub>	Battery Leakage	$2.2V \le V_{BB} \le 2.6V$ other pins at GND $V_{CC} = GND, V_{BB} = 2.6V$ $V_{CC} = 3.6V, V_{BB} = 2.2V$	citance	now) sqaO tuqui 8.0 put Gar	μΑ μΑ μΑ

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: For F<sub>OSC</sub> = 4.194304 or 4.9152 MHz, V<sub>BB</sub> minimum = 2.8V. In battery backed mode, V<sub>BB</sub>  $\leq$  V<sub>CC</sub> -0.4V. Single Supply Mode: Data retention voltage is 2.2V min. In single Supply Mode (Power connected to V<sub>CC</sub> pin) 3.0V  $\leq$  V<sub>CC</sub>  $\leq$  3.6.

Note 4: This parameter (VIH) is not tested on all pins at the same time.

Note 5: This specification tests I<sub>CC</sub> with all power fail circuitry disabled, by setting D7 of Interrupt Control Register 1 to 0.

Note 6: This specification tests I<sub>CC</sub> with all power fail circuitry enabled, by setting D7 of Interrupt Control Register 1 to 1.

Note 7: OSC IN is driven by a signal generator. Contents of the Test Register = 00(H) and the MFO pin is not configured as buffered oscillator out.

# AC Electrical Characteristics

 $V_{CC} = 3.3V \pm 10\%$ ,  $V_{BB} = 2.5V$ ,  $V_{\overline{PFAIL}} > V_{IH}$ ,  $C_L = 100$  pF (unless otherwise specified)

Symbol	Parameter	Min	Max	Units
READ TIMING	/ 10 Vco + 0.5V DC lipput or Output Voltage	/2.0-	(wV) sps	dleV tuan) O
t <sub>AR</sub>	Address Valid Prior to Read Strobe	a.o - 10	(nuoV) spati	y me ns
t <sub>RW</sub>	Read Strobe Width (Note 8)	100	serature Range	me  ns
t <sub>CD</sub>	Chip Select to Data Valid Time		100	ns ns
†RAH	Address Hold after Read (Note 9)	2	shure (Soldaring,	ns
W t <sub>RD</sub>	Read Strobe to Valid Data		90	ns
t <sub>DZ</sub>	Read or Chip Select to TRI-STATE		80	ns
tRCH	Chip Select Hold after Read Strobe (Note 9)	0		ns
t <sub>DS</sub>	Minimum Inactive Time between Read or Write Accesses	70	irical Char	ns
VRITE TIMING	Vift CI = 100 pt (unless otherwise specified)	SV. VEFAIL	± 10°W, Vee = 2	A8:E = 00
t <sub>AW</sub>	Address Valid before Write Strobe	10	1978	ns
t <sub>WAH</sub>	Address Hold after Write Strobe (Note 9)	2	(Note 4)	ns
tcw	Chip Select to End of Write Strobe	110	Low Level Incu	ns
tww	Write Strobe Width (Note 10) Strobe Milw M 380	100		ns
tow	Data Valid to End of Write Strobe	70	High Level Out	ns
twDH	Data Hold after Write Strobe (Note 9)	2	A-O (propulare)	ns
twch	Chip Select Hold after Write Strobe (Note 9)	0 000	(Excluding OSC	ns
NTERRUPT TIM	$IING \pm QUO 10 00V = \mu_{IV} \qquad (I)$	61 080 tgsat6	Input Current (E	
tROLL	Clock Rollover to INTR Out is Typically 20 μs	manuo esta	Output TRI-ST	2

Note 8: Read Strobe width as used in the read timing table is defined as the period when both chip select and read inputs are low. Hence read commences when both signals are low and terminates when either signal returns high.

Note 9: Hold time is guaranteed by design but not production tested. This limit is not used to calculate outgoing quality levels.

Note 10: Write Strobe width as used in the write timing table is defined as the period when both chip select and write inputs are low. Hence write commences when both signals are low and terminates when either signal returns high.

# **AC Test Conditions**

GND to 3.0V
6 ns (10%-90%)
1.3V (5 sfol/l)
1.30
Active High + 0.5V
Active Low −0.5V

Note 11: C<sub>L</sub> = 100 pF, includes jig and scope capacitance.

Note 12: S1 = V<sub>CC</sub> for active low to high impedance measurements.

S1 = GND for active high to high impedance measurements.


S1 = open for all other timing measurements.


# Capacitance (T<sub>A</sub> = 25°C, f = 1 MHz)

Symbol	Parameter (Note 13)	Тур	Units	
CIN	Input Capacitance	5	pF	
COUT	Output Capacitance	7	pF	

Note 13: This parameter is not 100% tested.

Note 14: Output rise and fall times 25 ns max (10%-90%) with 100 pF load.





**Timing Waveforms** 

1

grammed for single power supply only, and power applied to

### General Description (Continued)

The LV8572A's interrupt structure provides three basic types of interrupts: Periodic, Alarm/Compare, and Power Fail. Interrupt mask and status registers enable the masking and easy determination of each interrupt.

### **Pin Description**

 $\overline{\text{CS}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$  (Inputs): These pins interface to  $\mu\text{P}$  control lines. The  $\overline{\text{CS}}$  pin is an active low enable for the read and write operations. Read and Write pins are also active low and enable reading or writing to the RTC. All three pins are disabled when power failure is detected. However, if a read or write is in progress at this time, it will be allowed to complete its cycle.

**A0-A4** (Inputs): These 5 pins are for register selection. They individually control which location is to be accessed. These inputs are disabled when power failure is detected.

OSC IN (Input): OSC OUT (Output): These two pins are used to connect the crystal to the internal parallel resonant oscillator. The oscillator is always running when power is applied to  $V_{BB}$  and  $V_{CC}$ , and the correct crystal select bits in the Real Time Mode Register have been set.

MFO (Output): The multi-function output can be used as a second interrupt output for interrupting the  $\mu$ P. This pin can also provide an output for the oscillator. The MFO output is configured as push-pull, active high for normal or single power supply operation and as an open drain during standby mode (VBB > VcC). If in battery backed mode and a pullup resistor is attached, it should be connected to a voltage no greater than VBB.

INTR (Output): The interrupt output is used to interrupt the processor when a timing event or power fail has occurred and the respective interrupt has been enabled. The INTR output is permanently configured active low, open drain. If in battery backed mode and a pull-up resistor is attached, it should be connected to a voltage no greater than VBB.

**D0-D7** (Input/Output): These 8 bidirectional pins connect to the host  $\mu$ P's data bus and are used to read from and write to the RTC. When the  $\overline{\text{PFAIL}}$  pin goes low and a write is not in progress, these pins are at TRI-STATE.


**PFAIL** (Input): In battery backed mode, this pin can have a digital signal applied to it via some external power detection logic. When PFAIL = logic 0 the RTC goes into a lockout mode, in a minimum of 30  $\mu$ s or a maximum of 63  $\mu$ s unless lockout delay is programmed. In the single power supply mode, this pin is not useable as an input and should be tied to V<sub>CC</sub>. Refer to section on Power Fail Functional Description.

 $V_{BB}$  (Battery Power Pin): This pin is connected to a back-up power supply. This power supply is switched to the internal circuitry when the  $V_{CC}$  becomes lower than  $V_{BB}.$  Utilizing this pin eliminates the need for external logic to switch in and out the back-up power supply. If this feature is not to be used then this pin must be tied to ground, the RTC programmed for single power supply only, and power applied to the  $V_{CC}$  pin.

V<sub>CC</sub>: This is the main system power pin.

**GND:** This is the common ground power pin for both  $V_{BB}$  and  $V_{CC}$ .


### **Connection Diagrams**



TL/F/11417-5

Top View

Order Number LV8572AN See NS Package Number N24C



TL/F/11417-6

Top View
Order Number LV8572AV
See NS Package Number V28A




FIGURE 2. LV8572A Internal Memory Map 3438 338074.3 33030 3887 6/4/JA34

TL/F/11417-7

checking the rollover bit is to write a one into the Time

#### INITIAL POWER-ON of BOTH VBB and VCC

 $V_{BB}$  and  $V_{CC}$  may be applied in any sequence. In order for the power fail circuitry to function correctly, whenever power is off, the  $V_{CC}$  pin must see a path to ground through a maximum of 1  $M\Omega$ . The user should be aware that the control registers will contain random data. The first task to be carried out in an initialization routine is to start the oscillator by writing to the crystal select bits in the Real Time Mode Register. If the LV8572A is configured for single supply mode, an extra 50  $\mu A$  may be consumed until the crystal select bits are programmed. The user should also ensure that the RTC is not in test mode (see register descriptions).

#### **REAL TIME CLOCK FUNCTIONAL DESCRIPTION**

As shown in Figure 2, the clock has 10 bytes of counters, which count from 1/100 of a second to years. Each counter counts in BCD and is synchronously clocked. The count sequence of the individual byte counters within the clock is shown later in Table VII. Note that the day of week, day of month, day of year, and month counters all roll over to 1. The hours counter in 12 hour mode rolls over to 1 and the AM/PM bit toggles when the hours rolls over to 12 (AM = 0, PM = 1). The AM/PM bit is bit D7 in the hours counter.

All other counters roll over to 0. Also note that the day of year counter is 12 bits long and occupies two addresses. Upon initial application of power the counters will contain random information.

#### READING THE CLOCK: VALIDATED READ

Since clocking of the counter occurs asynchronously to reading of the counter, it is possible to read the counter while it is being incremented (rollover). This may result in an incorrect time reading. Thus to ensure a correct reading of the entire contents of the clock (or that part of interest), it must be read without a clock rollover occurring. In general this can be done by checking a rollover bit. On this chip the periodic interrupt status bits can serve this function. The following program steps can be used to accomplish this.

- 1. Initialize program for reading clock.
- 2. Dummy read of periodic status bit to clear it.
- 3. Read counter bytes and store.
- 4. Read rollover bit, and test it.
- 5. If rollover occured go to 3.
- 6. If no rollover, done.

To detect the rollover, individual periodic status bits can be polled. The periodic bit chosen should be equal to the highest frequency counter register to be read. That is if only SECONDS through HOURS counters are read, then the SECONDS periodic bit should be used.

#### READING THE CLOCK: INTERRUPT DRIVEN

Enabling the periodic interrupt mask bits cause interrupts just as the clock rolls over. Enabling the desired update rate and providing an interrupt service routine that executes in less than 10 ms enables clock reading without checking for a rollover.

#### READING THE CLOCK: LATCHED READ and promised lamental ACTORY I.S. BRUSHE

Another method to read the clock that does not require checking the rollover bit is to write a one into the Time

Save Enable bit (D7) of the Time Save Control Register, and then to write a zero. Writing a one into this bit will enable the clock contents to be duplicated in the Time Save RAM. Changing the bit from a one to a zero will freeze and store the contents of the clock in Time Save RAM. The time then can be read without concern for clock rollover, since internal logic takes care of synchronization of the clock. Because only the bits used by the clock counters will be latched, the Time Save RAM should be cleared prior to use to ensure that random data stored in the unused bits do not confuse the host microprocessor. This bit can also provide time save at power failure, see the Additional Supply Management Functions section. With the Time Save Enable bit at a logical 0, the Time Save RAM may be used as RAM if the latched read function is not necessary.

## INITIALIZING AND WRITING TO THE CALENDAR-CLOCK

Upon initial application of power to the RTC or when making time corrections, the time must be written into the clock. To correctly write the time to the counters, the clock would normally be stopped by writing the Start/Stop bit in the Real Time Mode Register to a zero. This stops the clock from counting and disables the carry circuitry. When initializing the clock's Real Time Mode Register, it is recommended that first the various mode bits be written while maintaining the Start/Stop bit reset, and then writing to the register a second time with the Start/Stop bit set.

The above method is useful when the entire clock is being corrected. If one location is being updated the clock need not be stopped since this will reset the prescaler, and time will be lost. An ideal example of this is correcting the hours for daylight savings time. To write to the clock "on the fly" the best method is to wait for the 1/100 of a second periodic interrupt. Then wait an additional 16  $\mu s$ , and then write the data to the clock.

## PRESCALER/OSCILLATOR FUNCTIONAL DESCRIPTION

Feeding the counter chain is a programmable prescaler which divides the crystal oscillator frequency to 32 kHz and further to 100 Hz for the counter chain (see *Figure 3*). The crystal frequency that can be selected are: 32 kHz, 32.768 kHz, 4.9152 MHz, and 4.194304 MHz.




FIGURE 3. Programmable Clock Prescaler Block

The oscillator is programmed via the Real Time Mode Register to operate at various frequencies. The crystal oscillator is designed to offer optimum performance at each frequency. Thus, at 32.768 kHz the oscillator is configured as a low frequency and low power oscillator. At the higher frequencies the oscillator inverter is reconfigured. In addition to the inverter, the oscillator feedback bias resistor is included on chip, as shown in *Figure 4*. The oscillator input may be driven from an external source if desired. Refer to test mode application note for details. The oscillator stability is enhanced through the use of an on chip regulated power supply.

The typical range of trimmer capacitor (as shown in Oscillator Circuit Diagram Figure 4, and in the typical application) at the oscillator input pin is suggested only to allow accurate tuning of the oscillator. This range is based on a typical printed circuit board layout and may have to be changed depending on the parasitic capacitance of the printed circuit board or fixture being used. In all cases, the load capacitance specified by the crystal manufacturer (nominal value 11 pF for the 32.768 crystal) is what determines proper oscillation. This load capcitance is the series combination of capacitance on each side of the crystal (with respect to ground).




FIGURE 4. Oscillator Circuit Diagram

XTAL Co		Ct	R <sub>OUT</sub> (Switched Internally)
32/32.768 kHz	47 pF	2 pF-22 pF	150 kΩ to 350 kΩ
4.194304 MHz	68 pF	0 pF-80 pF	$500\Omega$ to $900\Omega$
4.9152 MHz	68 pF	29 pF-49 pF	$500\Omega$ to $900\Omega$

#### INTERRUPT LOGIC FUNCTIONAL DESCRIPTION COMPANY

The RTC has the ability to coordinate processor timing activities. To enhance this, an interrupt structure has been implemented which enables several types of events to cause interrupts. Interrupts are controlled via two Control Registers in block 1 and two Status Registers in block 0. (See Register Description for notes on paging and also *Figure 5* and Table I.)

The interrupts are enabled by writing a one to the appropriate bits in Interrupt Control Register 0 and/or 1.

TABLE I. Registers that are Applicable to Interrupt Control

Register Name	egister Name Register Select			
Main Status Register	at exXw for	Xela	00H	
Periodic Flag Register	amilo locio	arti0nerh	03H	
Interrupt Control Register 0	m compare form blarm	The second second	03H	
Interrupt Control Register 1	six bytes, the fu <b>t</b> ure til the fu <b>t</b> ure til spropriste bi	ntimOpaba	ouHbos lo	
Output Mode Register	or displace of or displace of Register			

The Interrupt Status Flag D0, in the Main Status Register, indicates the state of INTR and MFO outputs. It is set when either output becomes active and is cleared when all RTC interrupts have been cleared and no further interrupts are pending (i.e., both INTR and MFO are returned to their inactive state). This flag enables the RTC to be rapidly polled by the  $\mu P$  to determine the source of an interrupt in a wired—OR interrupt system. (The Interrupt Status Flag provides a true reflection of all conditions routed to the external pins.) Status for the interrupts are provided by the Main Status Register and the Periodic Flag Register. Bits D1–D5 of the Main Status Register are the main interrupt bits.

These register bits will be set when their associated timing events occur. Enabled Alarm comparisons that occur will set its Main Status Register bit to a one. However, an external interrupt will only be generated if the Alarm interrupt enable bit is set (see *Figure 5*).

Disabling the periodic interrupts will mask the Main Status Register periodic bit, but not the Periodic Flag Register bits. The Power Fail Interrupt bit is set when the interrupt is enabled and a power fail event has occurred, and is not reset until the power is restored. If all interrupt enable bits are 0 no interrupt will be asserted. However, status still can be read from the Main Status Register in a polled fashion (see Fiaure 5).

To clear a flag in bits D2 and D3 of the Main Status Register a 1 must be written back into the bit location that is to be cleared. For the Periodic Flag Register reading the status will reset all the periodic flags.

Interrupts Fall Into Three Categories: 3/20179U999999

- 1. The Alarm Compare Interrupt: Issued when the value in the time compared RAM equals the counter.
- The Periodic Interrupts: These are issued at every increment of the specific clock counter signal. Thus, an interrupt is issued every minute, second, etc. Each of these interrupts occurs at the roll-over of the specific counter.
- 3. The Power Fail Interrupt: Issued upon recognition of a power fail condition by the internal sensing logic. The power failed condition is determined by the signal on the PFAIL pin. The internal power fail signal is gated with the chip select signal to ensure that the power fail interrupt does not lock the chip out during a read or write.

#### ALARM COMPARE INTERRUPT DESCRIPTON

The alarm/time comparison interrupt is a special interrupt similar to an alarm clock wake up buzzer. This interrupt is generated when the clock time is equal to a value programmed into the alarm compare registers. Up to six bytes can be enabled to perform alarm time comparisons on the counter chain. These six bytes, or some subset thereof, would be loaded with the future time at which the interrupt will occur. Next, the appropriate bits in the Interrupt Control Register 1 are enabled or disabled (refer to detailed description of Interrupt Control Register 1). The RTC then compares these bytes with the clock time. When all the enabled compare registers equal the clock time an alarm interrupt is issued, but only if the alarm compare interrupt is enabled can the interrupt be generated externally. Each alarm compare bit in the Control Register will enable a specific byte for comparison to the clock. Disabling a compare byte is the same as setting its associated counter comparator to an "always equal" state. For example, to generate an interrupt at 3:15 AM of every day, load the hours compare with 0 3 (BCD), the minutes compare with 1 5 (BCD) and the faster counters with 0 0 (BCD), and then disable all other compare registers. So every day when the time rolls over from 3:14:59.99, an interrupt is issued. This bit may be reset by writing a one to bit D3 in the Main Status Register at any time after the alarm has been generated.

If time comparison for an individual byte counter is disabled, that corresponding RAM location can then be used as general purpose storage.

#### PERIODIC INTERRUPTS DESCRIPTION

The Periodic Flag Register contains six flags which are set by real-time generated "ticks" at various time intervals, see

Figure 5. These flags constantly sense the periodic signals and may be used whether or not interrupts are enabled. These flags are cleared by any read or write operation performed on this register.

To generate periodic interrupts at the desired rate, the associated Periodic Interrupt Enable bit in Interrupt Control Register 0 must be set. Any combination of periodic interrupts may be enabled to operate simultaneously. Enabled periodic interrupts will now affect the Periodic Interrupt Flag in the Main Status Register.

When a periodic event occurs, the Periodic Interrupt Flag in the Main Status Register is set, causing an interrupt to be generated. The  $\mu P$  clears both flag and interrupt by writing a "1" to the Periodic Interrupt Flag. The individual flags in the periodic Interrupt Flag Register do not require clearing to cancel the interrupt.

If all periodic interrupts are disabled and a periodic interrupt is left pending (i.e., the Periodic Interrupt Flag is still set), the Periodic Interrupt Flag will still be required to be cleared to cancel the pending interrupt.

#### POWER FAIL INTERRUPTS DESCRIPTION | airT .noitello


The Power Fail Status Flag in the Main Status Register monitors the state of the internal power fail signal. This flag may be interrogated by the  $\mu P$ , but it cannot be cleared; it is cleared automatically by the RTC when system power is restored. To generate an interrupt when the power fails, the Power Fail Interrupt Enable bit in Interrupt Control Register 1 is set. Although this interrupt may not be cleared, it may be masked by clearing the Power Fail Interrupt Enable bit.

## POWER FAILURE CIRCUITRY FUNCTIONAL DESCRIPTION

Since the clock must be operated from a battery when the main system supply has been turned off, the LV8572A provides circuitry to simplify design in battery backed systems. This switches over to the back up supply, and isolates itself from the host system. Figure 6 shows a simplified block diagram of this circuitry, which consists of three major sections; 1) power loss logic: 2) battery switch over logic: and 3) isolation logic.

Detection of power loss occurs when PFAIL is low. Debounce logic provides a 30  $\mu$ s-63  $\mu$ s debounce time, which will prevent noise on the PFAIL pin from being interpreted as a system failure. After 30  $\mu$ s-63  $\mu$ s the debounce logic times out and a signal is generated indicating that system power is marginal and is failing. The Power Fail Interrupt will then be generated.

itched maily)		<sub>1</sub> O	Co	
	150 kΩ	2 pF-22 pF		
	2000 I	0 pF-80 pF		4.184304 MHz
		29 pF-49 pl	88 pF	






FIGURE 6. System-Battery Switchover (Upper Left), Power Fail and Lock-Out Circuits (Lower Right)

TL/F/11417-11

If chip select is low when a power failure is detected, a safety circuit will ensure that if a read or write is held active continuously for greater than 30  $\mu s$  after the power fail signal is asserted, the lock-out will be forced. If a lock-out delay is enabled, the LV8572A will remain active for 480  $\mu s$  after power fail is detected. This will enable the  $\mu P$  to perform last minute bookkeeping before total system collapse. When the host CPU is finished accessing the RTC it may force the bus lock-out before 480  $\mu s$  has elapsed by resetting the delay enable bit.

The battery switch over circuitry is completely independent of the  $\overline{\text{PFAIL}}$  pin. A separate circuit compares  $V_{CC}$  to the  $V_{BB}$  voltage. As the main supply fails, the RTC will continue to operate from the  $V_{CC}$  pin until  $V_{CC}$  falls below the  $V_{BB}$  voltage. At this time, the battery supply is switched in,  $V_{CC}$  is disconnected, and the device is now in the standby mode. If indeterminate operation of the battery switch over circuit is to be avoided, then the voltage at the  $V_{CC}$  pin must not be allowed to equal the voltage at the  $V_{BB}$  pin.

After the generation of a lock-out signal, and eventual switch in of the battery supply, the pins of the RTC will be configured as shown in Table II. Outputs that have a pull-up

resistor should be connected to a voltage no greater than  $\ensuremath{V_{BB}}.$ 

Functional Description (continued)

TABLE II. Pin Isolation during a Power Failure

Pin	PFAIL = Logic 0	Standby Mode V <sub>BB</sub> > V <sub>CC</sub>
CS, RD, WR	Locked Out	Locked Out
A0-A4	Locked Out	Locked Out
D0-D7	Locked Out	Locked Out
Oscillator	Not Isolated	Not Isolated
PFAIL	Not Isolated	Not Isolated
INTR, MFO	Not Isolated	Open Drain

The Interrupt Power Fail Operation bit in the Real-Time Mode Register determine whether or not the interrupts will continue to function after a power fail event.

As power returns to the system, the battery switch over circuit will switch back to  $V_{CC}$  power as soon as it becomes greater than the battery voltage. The chip will remain in the locked out state as long as  $\overline{\text{PFAIL}} = 0$ . When  $\overline{\text{PFAIL}} = 1$ 

the chip is unlocked, but only after another 30  $\mu s$  min  $\rightarrow$  63  $\mu s$  max debounce time. The system designer must ensure that his system is stable when power has returned.

The power fail circuitry contains active linear circuitry that draws supply current from  $V_{CC}.$  In some cases this may be undesirable, so this circuit can be disabled by masking the power fail interrupt. The power fail input can perform all lock-out functions previously mentioned, except that no external interrupt will be issued. Note that the linear power fail circuitry is switched off automatically when using  $V_{BB}$  in standby mode.

## LOW BATTERY, INITIAL POWER ON DETECT, AND POWER FAIL TIME SAVE

There are three other functions provided on the LV8572A to ease power supply control. These are an initial Power On detect circuit, which also can be used as a time keeping failure detect, a low battery detect circuit, and a time save on power failure.

On initial power up the Oscillator Fail Flag will be set to a one and the real time clock start bit reset to a zero. This indicates that an oscillator fail event has occurred, and time keeping has failed.

The Oscillator Fail flag will not be reset until the real-time clock is started. This allows the system to discriminate between an initial power-up and recovery from a power failure. If the battery backed mode is selected, then bit D6 of the Periodic Flag Register must be written low. This will not affect the contents of the Oscillator Fail Flag.

Another status bit is the low battery detect. This bit is set only when the clock is operating under the V<sub>CC</sub> pin, and when the battery voltage is determined to be less than 2.1V (typical). When the power fail interrupt enable bit is low, it disables the power fail circuit and will also shut off the low battery voltage detection circuit as well.

To relieve CPU overhead for saving time upon power failure, the Time Save Enable bit is provided to do this automatically. (See also Reading the Clock: Latched Read.) The Time Save Enable bit, when set, causes the Time Save RAM to follow the contents of the clock. This bit can be reset by software, but if set before a power failure occurs, it will automatically be reset when the clock switches to the battery supply (not when a power failure is detected by the PFAIL pin). Thus, writing a one to the Time Save bit enables both a software write or power fail write.

#### SINGLE POWER SUPPLY APPLICATIONS

The LV8572A can be used in a single power supply application. To achieve this, the  $V_{BB}$  pin must be connected to ground, and the power connected to  $V_{CC}$  and PFAIL pins. The Oscillator Failed/Single Supply bit in the Periodic Flag Register should be set to a logic 1, which will disable the oscillator battery reference circuit. The power fail interrupt should also be disabled. This will turn off the linear power fail detection circuits, and will eliminate any quiescent power drawn through these circuits. Until the crystal select bits are initialized, the LV8572A may consume about 50  $\mu A$  due to arbitrary oscillator selection at power on.

(This extra 50  $\mu$ A is not consumed if the battery backed mode is selected).

#### **DETAILED REGISTER DESCRIPTION**

There are 5 external address bits: Thus, the host microprocessor has access to 28 locations at one time. An internal switching scheme provides a total of 61 locations.

This complete address space is organized into two pages. Page 0 contains two blocks of control registers, timers, real time clock counters, and special purpose RAM, while page 1 contains general purpose RAM. Using two blocks enables the 9 control registers to be mapped into 5 locations. The only register that does not get switched is the Main Status Register. It contains the page select bit and the register select bit as well as status information.

A memory map is shown in *Figure 2* and register addressing in Table III. They show the name, address and page locations for the LV8572A.


## TABLE III. Register/Counter/RAM Addressing for LV8572A

A0-4	PS (Note 1)	RS (Note 2)	the poole to Descr	egardless cnoltqi
CONT	ROL REC	GISTERS	y bit is a general in	Jos This read only
00	X	X	Main Status Register	non guscino moras
03	0	0	Periodic Flag Registe	an interrupt is per
04	0	0	Time Save Control Re	egister
01	0 V	sm fud 1	Real Time Mode Rea	ister ad neo dollar
02	0 181	a lomest	Output Mode Registe	nterrupt. This bit
03	0	1	Interrupt Control Reg	ister 0 autata nis/
04	0	Stallus F	Interrupt Control Reg	ister 1
COU	NTERS (C	LOCK CA	LENDAR) A stid au	nain interrupt stat
05	1080	X	1/100, 1/10 Seconds	s (0-99)
06	.92080	X	Seconds	(0-59)
07	Ex0apt	box	Minutes from era at	(0-59) is igumein
08	0 0	X X X	Hours wai one s to	(1-12, 0-23)
09	0	X	Days of	
	mitato in	constituted &	Month	(1-28/29/30/31)
OA	0	X	Months	(1-12)
OB	0	X	Years	(0-99)
OC.	0 0 188	X	Julian Date (LSB)	
0D	000 B	X	Julian Date	
0E	0	X	Day of Week	(1-7)
TIME	COMPAR	ERAM	se bits are Read/	06 and D7: The
138	be 0 els	s eXot	Sec Compare RAM	(0-59) alger doldy
14	n s0s)	ресХэээ	Min Compare RAM	(0-59)
15	DIVIO 191	Xeis	Hours Compare	nap). The memor
ne da	ers, clo	re regis	RAM en en o es	(1-12, 0-23)
16	0	d X an	DOM Compare	india, and the se
	ined by	mackab :	RAM	(1-28/29/30/31
1/	0	X	Months Compare	(1 10)
10	_			(1-12) OLDOTHE
18	0	X	DOW Compare RAM	(1-7)
-	SAVE RA	CEST AND DESCRIPTION	05-00	
19	0 gm	100 X 01	Seconds Time Save F	
1A	0	X	Minutes Time Save R	
1B	0	X	Hours Time Save RAI	
1C	0	X	Day of Month Time Sa	
	0	X	Months Time Save R	AM
1D				
1D 1E	0	1	RAM	
	0	1 X	RAM/Test Mode Reg	ister

<sup>1</sup> PS-Page Select (Bit D7 of Main Status Register)

2 RS-Register Select (Bit D6 of Main Status Register)

MAIN STATUS REGISTER



The Main Status Register is always located at address 0 regardless of the register block or the page selected.


D0: This read only bit is a general interrupt status bit that is taken directly from the interrupt pins. The bit is a one when an interrupt is pending on either the INTR pin or the MFO pin (when configured as an interrupt). This is unlike D3 which can be set by an internal event but may not cause an interrupt. This bit is reset when the interrupt status bits in the Main Status Register are cleared.

D1-D3: These three bits of the Main Status Register are the main interrupt status bits. Any bit may be a one when any of the interrupts are pending. Once an interrupt is asserted the μP will read this register to determine the cause. These interrupt status bits are not reset when read. Except for D1, to reset an interrupt a one is written back to the corresponding bit that is being tested. D1 is reset whenever the PFAIL pin = logic 1. This prevents loss of interrupt status when reading the register in a polled mode. D1 and D3 are set regardless of whether these interrupts are masked or not by bits D6 and D7 of Interrupt Control Registers 0 and 1.

D4-D5: General purpose RAM bits.

D6 and D7: These bits are Read/Write bits that control which register block or RAM page is to be selected. Bit D6 controls the register block to be accessed (see memory map). The memory map of the clock is further divided into two memory pages. One page is the registers, clock and timers, and the second page contains 31 bytes of general purpose RAM. The page selection is determined by bit D7.

#### PERIODIC FLAG REGISTER



The Periodic Flag Register has the same bit for bit correspondence as Interrupt Control Register 0 except for D6 and D7. For normal operation (i.e., not a single supply application) this register must be written to on initial power up or after an oscillator fail event. D0-D5 are read only bits, D6 and D7 are read/write.

D0-D5: These bits are set by the real time rollover events: (Time Change = 1). The bits are reset when the register is read and can be used as selective data change flags.

D6: This bit performs a dual function. When this bit is read, a one indicates that an oscillator failure has occurred and the time information may have been lost. Some of the ways an oscillator failure might be caused are: failure of the crystal, shorting OSC IN or OSC OUT to GND or VCC, removal of crystal, removal of battery when in the battery backed mode (when a "0" is written to D6), lowering the voltage at the V<sub>BB</sub> pin to a value less than 2.2V when in the battery backed mode. Bit D6 is automatically set to 1 on initial power-up or an oscillator fail event. The oscillator fail flag is reset by writing a one to the clock start/stop bit in the Real Time Mode Register, with the crystal oscillating.


When D6 is written to, it defines whether the TCP is being used in battery backed (normal) or in a single supply mode application. When set to a one this bit configures the TCP for single power supply applications. This bit is automatically set on initial power-up or an oscillator fail event. When set, D6 disables the oscillator reference circuit. The result is that the oscillator is referenced to V<sub>CC</sub>. When a zero is written to D6 the oscillator reference is enabled, thus the oscillator is referenced to V<sub>BB</sub>. This allows operation in standard battery standby applications.

At initial power on, if the LV8572A is going to be programmed for battery backed mode, the VBB pin should be connected to a potential in the range of 2.2V to Vcc ve CPU overhead for saving time upon power 1.44.0

For single supply mode operation, the VBB pin should be connected to GND and the PFAIL pin connected to Vcc.

D7: Writing a one to this bit enables the test mode register at location 1F (see Table III). This bit should be forced to zero during initialization for normal operation. If the test mode has been entered, clear the test mode register before leaving test mode. (See separate test mode application note for further details.)

#### TIME SAVE CONTROL REGISTER




D0-D4: General purpose RAM bits.

D6: This read only bit is set and reset by the voltage at the  $V_{BB}$  pin. It can be used by the  $\mu P$  to determine whether the battery voltage at the  $V_{BB}$  pin is getting too low. A comparator monitors the battery and when the voltage is lower than 2.1V (typical) this bit is set. The power fail interrupt must be enabled to check for a low battery voltage.

D7: Time Save Enable bit controls the loading of real-time-clock data into the Time Save RAM. When a one is written to this bit the Time Save RAM will follow the corresponding clock registers, and when a zero is written to this bit the time in the Time Save RAM is frozen. This eliminates any synchronization problems when reading the clock, thus negating the need to check for a counter rollover during a read cycle.

This bit must be set to a one prior to power failing to enable the Time Save feature. When the power fails this bit is automatically reset and the time is saved in the Time Save RAM.

#### **REAL TIME MODE REGISTER**



D0-D1: These are the leap year counter bits. These bits are written to set the number of years from the previous leap year. The leap year counter increments on December 31st and it internally enables the February 29th counter state. This method of setting the leap year allows leap year to occur whenever the user wishes to, thus providing flexibility in implementing Japanese leap year function.

LY1	LY0	Leap Year Counter
0	0	Leap Year Current Year
0	1	Leap Year Last Year
1	0	Leap Year 2 Years Ago
1	1	Leap Year 3 Years Ago

D3: This bit is the master Start/Stop bit for the clock. When a one is written to this bit the real time counter's prescaler and counter chain are enabled. When this bit is reset to zero the contents of the real time counter is stopped and the prescaler is cleared. When the RTC is initially powered up this bit will be held at a logic 0 until the oscillator starts functioning correctly after which this bit may be modified. If an oscillator fail event occurs, this bit will be reset to logic 0.

**D4:** This bit controls the operation of the interrupt output in standby mode. If set to a one it allows Alarm, Periodic, and Power Fail interrupts to be functional in standby mode. Note that the MFO pin is configured as open drain in standby mode.

If bit D4 is set to a zero then interrupt control register and the periodic interrupt flag will be reset when the RTC enters the standby mode ( $V_{BB} > V_{CC}$ ). They will have to be reconfigured when system ( $V_{CC}$ ) power is restored.


D5: General purpose RAM.

D6 and D7: These two bits select the crystal clock frequency as per the following table:

9	XT1	XT0	Crystal Frequency
91	0	0	32.768 kHz
9	0.0	ent det n	4.194304 MHz
1	fy. Thes	oer Oo be	4.9152 MHz
20	beet em	nd, teal t	32.000 kHz

All bits are Read/Write, and any mode written into this register can be determined by reading the register. On initial power up these bits are random.

#### **OUTPUT MODE REGISTER**




D0-D6: General Purpose RAM

1

D7: This bit is used to program the signal appearing at the MFO output, as follows: on world to be born work as follows:


D7 10	MFO Output Signal
0	Power Fail Interrupt
1	Buffered Crystal Oscillator

#### INTERRUPT CONTROL REGISTER 0




D0-D5: These bits are used to enable one of the selected periodic interrupts by writing a one into the appropriate bit. These interrupts are issued at the rollover of the clock. For example, the minutes interrupt will be issued whenever the minutes counter increments. In all likelihood the interrupt will be enabled asynchronously with the real time change. Therefore, the very first interrupt will occur in less than the periodic time chosen, but after the first interrupt all subsequent interrupts will be spaced correctly. These interrupts are useful when minute, second, real time reading, or task switching is required. When all six bits are written to a 0 this disables periodic interrupts from the Main Status Register and the interrupt pin.

D6 and D7: General Purpose RAM.



INTERRUPT CONTROL REGISTER 1 Iden 2 yeled ed 1 320



Functional Description (Continued)

D0-D5: Each of these bits are enable bits which will enable a comparison between an individual clock counter and its associated compare RAM. If any bit is a zero then that clock-RAM comparator is set to the "always equal" state and the associated TIME COMPARE RAM byte can be used as general purpose RAM. However, to ensure that an alarm interrupt is not generated at bit D3 of the Main Status Register, all bits must be written to a logic zero.

D6: In order to generate an external alarm compare interrupt to the  $\mu P$  from bit D3 of the Main Status Register, this bit must be written to a logic 1. If battery backed mode is selected then this bit is controlled by D4 of the Real Time Mode Register.

D7: The MSB of this register is the enable bit for the Power Fail Interrupt. When this bit is set to a one an interrupt will be generated to the  $\mu P$  when  $V_{BB} > V_{CC}.$  If battery backed mode is selected then this bit is controlled by D4 of the Real Time Mode Register.

This bit also enables the low battery detection analog circuitry.

D0-D1: These are the leap year counter bits. These bits are written to set the number of years from the previous leap year. The leap year counter increments on December 31st and it internally enables the February 29th counter stete. This method of setting the leap year allows leap year to occur whenever the user wishes to, thus providing flexibility

Leap Year Counter	LY0	LY.J
Loap Year Current Year	0	
Leap Year Last Year		
Leap Year 2 Years Ago		
Leap Year 3 Years Ago		

D7 Iain Status R R/W	D6 tegister PS = X R/W	D5 RS = X R/W	D4 ADDRESS = 0 R/W	D3 00H R/W <sup>1</sup>	D2 R/W1	D1		Reset by writing
Page Select	Register Select	RAM	RAM	Alarm Interrupt	Periodic Interrupt	Power Fail Interrupt	Interrupt Status	1 to bit. 2. Set/reset voltage at
	Register PS =		ective or not in or OSC OUT to s less than 10	te te		riting a 0 to bi 1,2,3 guarants during power tem), all test n ht is that the 0 4-589 for more	agister. Steps been entered from the syst Most importa	3. Reset wh
R/W	R/W <sup>4</sup>		d of R5	R5	R <sup>5</sup>	R <sup>5</sup>	R <sup>5</sup>	4. Read Osc
Test	Osc. Fail/ Single Supply	1 ms Flag	10 ms Flag	100 ms Flag	Seconds Flag	10 Second Flag	Minute Flag	Write 0 Backed N Write 1 Si
ims oscilla-								Supply M 5. Reset by
			sacked Mode,			07		positive e
	ontrol Register				4H 0			of read.
R/W	es asw <sub>R</sub> 6 om be	R/W			R/W	R/W	R/W MOS	4,1942
Time Save Enable	Low Battery Flag	Power Fail Delay Enable	RAM	RAM	RAM	RAM	RAM SH	6. Set and reby V <sub>BB</sub> voltage.
leal Time Mo	de Register PS	= 0 R	S = 1 A	ddress = 01H	wung: ler. The cruel	t does the tollo software coun		
Crystal Freq. XT1	Crystal Freq. XT0	RAM	Interrupt EN on Back-Up	Clock Start/Stop	12/ <del>24</del> Hr. Mode	Leap Year MSB	Leap Year LSB	All Bits R/W
Output Mode	Register PS =	0 RS =	= 1 Addr	ess = 02H	IL SULL SUBIBER 6	medro sen care	элын түннөг	ont hata of
MFO as Crystal	RAM	RAM	RAM	RAM	RAM	RAM 🖺	RAM	All Bits R/W
nterrupt Con	trol Register 0	PS = 0	RS = 1	Address = 0	3H			
RAM	RAM	1 ms Interrupt Enable	10 ms Interrupt Enable	100 ms Interrupt Enable	Seconds Interrupt Enable	10 Second Interrupt Enable	Minute Interrupt Enable	All Bits R/W
nterrupt Con	trol Register 1	PS = 0	RS = 1	Address = 0	4H			
Power Fail Interrupt Enable	Alarm Interrupt Enable	DOW Interrupt Enable	Month Interrupt Enable	DOM Interrupt Enable	Hours Interrupt Enable	Minute Interrupt Enable	Second Interrupt Enable	All Bits R/W
	10 15-5 3	All 35	Real Time			A L dell stad	9	
	22.76910c	100			6-00		1 6	
	19 (3. )					/Isleso		
				08 878 8788	THE SW OF	TI		
				079				
			and the same and t				To a superior construction of	Name and Parks

### **Application Hints**

Suggested Initialization Procedure for LV8572A in Battery Backed Applications that use the V<sub>BB</sub> Pin.

- Enter the test mode by writing a 1 to bit D7 in the Periodic Flag Register.
- 2. Write zero to the RAM/TEST mode Register located in page 0, address HEX 1F.
- 3. Leave the test mode by writing a 0 to bit D7 in the Periodic Flag Register. Steps 1,2,3 guarantee that if the test mode had been entered during power on (due to random pulses from the system), all test mode conditions are cleared. Most important is that the OSC Fail Disable bit is cleared. Refer to AN-589 for more information on test mode operation.
- 4. After power on ( $V_{CC}$  and  $V_{BB}$  powered), select the correct crystal frequency bits (D7, D6 in the Real Time Mode Register) as shown in Table IV.

TABLE IV

Frequency	D7	D6
32.768 kHz	0	0 HAO
4.194304 MHz	10/10	WAM
4.9152 MHz	1	0
32.0 kHz	MAG	MAG

- Enter a software loop that does the following:
   Set a 3 second(approx) software counter. The crystal oscillator may take 1 second to start.
- 5.1 Write a 1 to bit D3 in the Real Time Mode Register (try to start the clock). Make sure the crystal select bits re-


- main the same as in step 1. Under normal operation, this bit can be set only if the oscillator is running. During the software loop, RAM, real time counters, output configuration, interrupt control and timer functions may be initialized.
- 6. Test bit D6 in the Periodic Flag Register:

Control and Status Register Address Bit Map

**IF a 1,** go to 5.1. If this bit remains a 1 after 3 seconds, then abort and check hardware. The crystal may be defective or not installed. There may be a short at OSC IN or OSC OUT to  $V_{CC}$  or GND, or to some impedance that is less than 10 M $\Omega$ .

IF a 0, then the oscillator is running, go to step 7.

- 7. Write a 0 to bit D6 in the Periodic Flag Register. This action puts the clock chip in the battery backed mode. This mode can be entered only if the OSC fail flag (bit D6 of the Periodic Flag Register) is a 0. Reminder, Bit D6 is a dual function bit. When read, D6 returns oscillator status. When written, D6 causes either the Battery Backed Mode, or the Single Supply Mode of operation. The only method to ensure the chip is in the battery backed mode is to measure the waveform at the OSC OUT pin. If the battery backed mode was selected suc-R/W cessfully, then the peak to peak waveform at OSC OUT is referenced to the battery voltage. If not in battery backed mode, the waveform is referenced to VCC. The measurement should be made with a high impedance low capacitance probe (10  $M\Omega$ , 10 pF oscilloscope probe or better). Typical peak to peak swings are within 0.6V of V<sub>CC</sub> and ground respectively.
  - Write a 1 to bit D7 of Interrupt Control Register 1. This action enables the PFAIL pin and associated circuitry.
- 9. Initialize the rest of the chip as needed.



#### **Typical Performance Characteristics Operating Current vs Supply Voltage Operating Current vs** (Battery Backed Mode Supply Voltage Supply Voltage (Single Supply Mode e Real Time Clock (R' Fosc = 32.768 kHz, Fosc = 32.768 kHz) $V_{BB} = 2.5V)$ 200 f = 1 MHz > Voc. intern f = 1 MHz stab politica 450 main supply to on. This device (mA) 004 sck-up enf = 500 kHz 100 on the street as o eri 20 500 kHz Scisters, 350 50 CONDITIONS : $\overline{CS} = V_{CC}$ $\overline{RD}$ , $\overline{WR}$ , A0 $\rightarrow$ A4 = f and the Time f = SQ. WAVE, VLO = OV, VHI = VCC of bnooes 300 CONDITIONS : $\overline{CS} = V_{CC}$ $\overline{RD}$ , $\overline{WR}$ , $AO \longrightarrow A4 = f$ rmal, 12 or 3.6 3.3 - Day of week co omit bobivord of a sq. WAVE, VLO = OV, VHI = VCC V<sub>CC</sub> (Volts) csc (range) lellars -r requiring only 29 TL/F/11417-20 the addition of the 6.5. 768 5.5 cm 13.0 and two capacitors. Power failure logic and (etlov) 20 nctions have been integrated15,711417,12 logic is used by the RTC to issue a power On-chip interrupt structure Standby Current vs Power as male pibole 9 -Standby Current vs Power of sd yam alist Noc. Additionally, two supply Voltage locus own, ylianoitibbA 100V **Supply Voltage** (Fosc = 32.768 kHz) Fosc = 4.194304 MHz Block Diagr 160 l<sub>BB</sub> (μΑ) |BB (μA) 120 80 3.5 2.0 2.5 3.0 3.5 4.0 2.5 3.0 4.0 4.5 4.5 VBB (Volts) VBB (Volts) TL/F/11417-22 TL/F/11417-23 FIGURE 1



## LV8573A Low Voltage Real Time Clock (RTC)

### **General Description**

The LV8573A is intended for use in microprocessor based systems where information is required for multi-tasking, data logging or general time of day/date information. This device is implemented in low voltage silicon gate microCMOS technology to provide low standby power in battery back-up environments. The circuit's architecture is such that it looks like a contiguous block of memory or I/O ports organized as one block of 32 bytes. This includes the Control Registers, the Clock Counters, the Alarm Compare RAM, and the Time Save RAM.

Time and date are maintained from 1/100 of a second to year and leap year in a BCD format, 12 or 24 hour modes. Day of week and day of month counters are provided. Time is controlled by an on-chip crystal oscillator requiring only the addition of the 32.768 kHz crystal and two capacitors.


Power failure logic and control functions have been integrated on chip. This logic is used by the RTC to issue a power fail interrupt, and lock out the  $\mu$ P interface. The time power fails may be logged into RAM automatically when V<sub>BB</sub> > V<sub>CC</sub>. Additionally, two supply pins are provided. When V<sub>BB</sub>

> V<sub>CC</sub>, internal circuitry will automatically switch from the main supply to the battery supply.

The LV8573A's interrupt structure provides three basic types of interrupts: Periodic, Alarm/Compare, and Power Fail. Interrupt mask and status registers enable the masking and easy determination of each interrupt.

### **Features**

- 3.3V ±10% supply
- Full function real time clock/calendar
  - 12/24 hour mode timekeeping
  - Day of week counter
  - Parallel resonant oscillator
- Power fail features
  - Internal power supply switch to external battery
  - Power Supply Bus glitch protection
- Automatic log of time into RAM at power failure
- On-chip interrupt structure
- Periodic, alarm, and power fail interrupts



Parameter

Input Capacitance

Absolute Maximum Ratings (Notes 1  If Military/Aerospace specified devices are requi			on Conditio	ns Min	Electric	Unit
please contact the National Semiconductor S	Sales	Supply Voltag	ge (V <sub>CC</sub> ) (Note 3)	3.0	3.6	Vsvn
Office/Distributors for availability and specification	ns.	Supply Voltag	ge (V <sub>BB</sub> ) (Note 3)	2.2	V <sub>CC</sub> -0.4	V
Supply Voltage ( $V_{CC}$ ) $-0.5V$ to + DC Input Voltage ( $V_{IN}$ ) 01 $-0.5V$ to $V_{CC}$ +		The second secon	Output Voltage	0.0	Vcc	RATV
DC Output Voltage (V <sub>OUT</sub> ) = -0.5V to V <sub>CC</sub> +	0.5V	Operation Te	mperature (T <sub>A</sub> )	-40	+85	we °C
Storage Temperature Range -65°C to +1	150°C	Electr-Static	Discharge Rating		1	kV
on an analysis of the same of	0 mW	Typical Value θ <sub>JA</sub> DIP	Board 118 blottes		61°C/W	
an Og			Socket		67°C/W	
80 ns		θ <sub>JA</sub> PLCC	Board Socket	Read	80°C/W 88°C/W	sat
		ad Suobe (Not				

### **DC Electrical Characteristics**

 $V_{CC} = 3.3V \pm 10\%$ ,  $V_{BB} = 2.5V$ ,  $V_{PFAIL} > V_{IH}$ ,  $C_L = 100$  pF unless otherwise specified

Symbol	Parameter	Parameter Conditions		Max	Units	
AIH su	High Level Input Voltage (Note 4)	Any Inputs Except OSC IN, OSC IN with External Clock	2.0 V <sub>BB</sub> - 0.2	V <sub>CC</sub> + 0.3	WAV HAWV	
V <sub>IL</sub> an	Low Level Input Voltage	All Inputs Except OSC IN OSC IN with External Clock	Sele E.O.=nd of	0.8 MW 0.2	wa <b>v</b>	
V <sub>OH</sub>	High Level Output Voltage (Excluding OSC OUT, INTR)	$I_{OUT} = -20 \mu\text{A}$ $I_{OUT} = -2.0 \text{mA}$	V <sub>CC</sub> -0.2	Date	WOY	
Vol	Low Level Output Voltage (Excluding OSC OUT)	$I_{OUT} = -20 \mu\text{A}$ $I_{OUT} = 2.0 \text{mA}$	Select Hold after	0.2 0.3	V	
I <sub>IN</sub>	Input Current (Except OSC IN)	$V_{IN} = V_{CC}$ or GND		±0.7	μΑ	
loz	Output TRI-STATE® Current	V <sub>OUT</sub> = V <sub>CC</sub> or GND	k rollover to INTR	±1	μΑ	
I <sub>LKG</sub>	Output High Leakage Current MFO, INTR Pins	V <sub>OUT</sub> = V <sub>CC</sub> or GND Outputs Open Drain	tas when either signal	id Strobe width as us are low the termina d time is quaranteed	μΑ	
rice asonema	Quiescent Supply Current (Note 6)	$F_{OSC} = 32.768 \text{ kHz}$ $V_{IN} = V_{CC} \text{ or GND (Note 5)}$ $V_{IN} = V_{CC} \text{ or GND (Note 6)}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 6)}$	ed in the write timing less when either eigns	220 700 5	μΑ μΑ mA	
loc	Quiescent Supply Current (Single Supply Mode) (Note 7)	$V_{BB} = GND$ $V_{IN} = V_{CC} \text{ or } GND$ $V_{IN} = V_{CC} \text{ or } GND$ $V_{IN} = V_{CC} \text{ or } GND$		Pulse Levels Risa a ocrall Tin and Output	tuqniµA tuqni	
BBI N	Standby Mode Battery Supply Current (Note 7)	V <sub>CC</sub> = GND OSC OUT = open circuit, other pins = GND F <sub>OSC</sub> = 32.768 kHz	Active	TATE Reference s (Note 82) = 100 pF, includes	sve µA	
BLK (11 a	Battery Leakage	2.2V ≤ V <sub>BB</sub> ≤ 2.6V other pins at GND V <sub>CC</sub> = GND, V <sub>BB</sub> = 2.6V	to high impedance m h to high impedance n	GND for active his	μA	

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: In battery backed mode,  $V_{BB} \le V_{CC} - 0.4V$ . Single Supply Mode: Data retention voltage is 2.2V min.

In single Supply Mode (Power connected to  $V_{CC}$  pin) 3.0V  $\leq V_{CC} \leq$  3.6V.

Note 4: This parameter (V<sub>IH</sub>) is not tested on all pins at the same time.

Note 5: This specification tests I<sub>CC</sub> with all power fail circuitry disabled, by setting D7 of Interrupt Control Register 1 to 0.

Note 6: This specification tests I<sub>CC</sub> with all power fail circuitry enabled, by setting D7 of Interrupt Control Register 1 to 1.

Note 7: OSC IN is driven by a signal generator. Contents of the Test Register = 00(H) and the MFO pin is not configured as buffered oscillator out.

AC Electrical Characteristics  $V_{CC} = 3.3V \pm 10\%, V_{BB} = 2.5V, V_{\overline{PFAIL}} > V_{IH}, C_L = 100 \text{ pF unless otherwise specified}$ 

Symbol	0.8 (8 elov) (pol) Parameter	Min	Max	Units
AD TIMING	-0.5V to + 2.0V EN January Voltage (Vgg) (Note 3) 2.2	do mesa damento	fooV) spi	stloV viaou
V <sub>tAR</sub> 20V	Address Valid Prior to Read Strobe	0- 10	( <sub>M</sub> V) agail	oV Jugns
t <sub>RW</sub>	Read Strobe Width (Note 8) Note 1990 V3.0 + poV of	3.0 - 100	(Nuge (Vour)	/ tugins
t <sub>CD</sub>	Chip Select to Data Valid Time		100	ns
tran WAOTT	Address Hold after Read (Note 9)	2	adum (Soldario	ns
t <sub>RD</sub> W\O***	Read Strobe to Valid Data		90	ns
t <sub>DZ</sub>	Read or Chip Select to TRI-STATE		80	ns
tRCH	Chip Select Hold after Read Strobe (Note 9)	0	100 1	ns
t <sub>DS</sub>	Minimum Inactive Time between Read or Write Accesses	70	E 00V 201+	ns
RITE TIMING	Conditions Miles	KASSAN	No. 10	testens
t <sub>AW</sub>	Address Valid before Write Strobe	10	ed tears Lebild	ns
twah	Address Hold after Write Strobe (Note 9)	2	(Note 4)	ns
tcw	Chip Select to End of Write Strobe	110 V 100	Low Level In	ns
tww	Write Strobe Width (Note 10)	100		ns
t <sub>DW</sub>	Data Valid to End of Write Strobe	epsizo/ juqtu	High Level O	ns
twoH	Data Hold after Write Strobe (Note 9)	2	C grirouioxa)	ns
twch	Chip Select Hold after Write Strobe (Note 9)	0	Cow Level Of	ns
TERRUPT TIMING	+ Vay or GND +	4(D80 inerx/3)	taenuO tuani	
tROLL	Clock rollover to INTR out typically 20 μs	TATE OF THE	0.107.4	

Note 8: Read Strobe width as used in the read timing table is defined as the period when both chip select and read inputs are low. Hence read commences when both signals are low and terminates when either signal returns high.

Note 9: Hold time is guaranteed by design but not production tested. This limit is not used to calculate outgoing quality levels.

Note 10: Write Strobe width as used in the write timing table is defined as the period when both chip select and write inputs are low. Hence write commences when both signals are low and terminates when either signal returns high.

#### **AC Test Conditions**

AC Test Conditions	(Note 6)	AIN = AIH OL A
Input Pulse Levels Input Rise and Fall Times Input and Output	GND to 3.0V 6 ns (10%–90%)	$V_{BB} = GND$ $V_{IN} = V_{CC} \text{ or } G$ $F_{OSC} = 32.763$
Reference Levels TRI-STATE Reference Levels (Note 12)	Active High +0.5V Active Low -0.5V	V <sub>CC</sub> = GND OSC OUT = oc

Note 11:  $C_L = 100$  pF, includes jig and scope capacitance.

Note 12: S1 = V<sub>CC</sub> for active low to high impedance measurements.

S1 = GND for active high to high impedance measurements.  $VOS \ge g_BV \ge VSS$ 


S1 = open for all other timing measurements.

### Capacitance (T<sub>A</sub> = 25°C, f = 1 MHz)


Symbol	Parameter (Note 13)	Тур	Units
C <sub>IN</sub>	Input Capacitance	5	pF
C <sub>OUT</sub>	Output Capacitance	7	pF


Note 13: This parameter is not 100% tested.

Note 14: Output rise and fall times 25 ns max (10%-90%) with 100 pF load.



### **Timing Waveforms**





### **Pin Description**

 $\overline{\text{CS}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$  (Inputs): These pins interface to  $\mu\text{P}$  control lines. The  $\overline{\text{CS}}$  pin is an active low enable for the read and write operations. Read and Write pins are also active low and enable reading or writing to the RTC. All three pins are disabled when power failure is detected. However, if a read or write is in progress at this time, it will be allowed to complete its cycle.

A0-A4 (Inputs): These 5 pins are for register selection. They individually control which location is to be accessed. These inputs are disabled when power failure is detected.

OSC IN (Input): OSC OUT (Output): These two pins are used to connect the crystal to the internal parallel resonant oscillator. The oscillator is always running when power is applied to  $V_{BB}$  and  $V_{CC}$ .

**MFO** (Output): The multi-function output can be used as a second interrupt (Power fail) output for interrupting the  $\mu P$ . This pin can also provide an output for the oscillator. The MFO output is configured as push-pull, active high for normal or single power supply operation and as an open drain during standby mode ( $V_{BB} > V_{CC}$ ). If in battery backed mode and a pull-up resistor is attached, it should be connected to a voltage no greater than  $V_{BB}$ .

INTR (Output): The interrupt output is used to interrupt the processor when a timing event or power fail has occurred and the respective interrupt has been enabled. The INTR

output is permanently configured active low, open drain. If in battery backed mode and a pull-up resistor is attached, it should be connected to a voltage no greater than  $V_{BB}$ .

TL/F/11418-4

**D0–D7 (Input/Output):** These 8 bidirectional pins connect to the host  $\mu$ P's data bus and are used to read from and write to the RTC. When the  $\overline{\text{PFAIL}}$  pin goes low and a write is not in progress, these pins are at TRI-STATE.


**PFAIL** (Input): In battery backed mode, this pin can have a digital signal applied to it via some external power detection logic. When PFAIL = logic 0 the RTC goes into a lockout mode, in a minimum of 30  $\mu s$  or a maximum of 63  $\mu s$  unless lockout delay is programmed. In the single power supply mode, this pin is not useable as an input and should be tied to V<sub>CC</sub>. Refer to section on Power Fail Functional Description.

 $V_{BB}$  (Battery Power Pin): This pin is connected to a back-up power supply. This power supply is switched to the internal circuitry when the  $V_{CC}$  becomes lower than  $V_{BB}$ . Utilizing this pin eliminates the need for external logic to switch in and out the back-up power supply. If this feature is not to be used then this pin must be tied to ground, the RTC programmed for single power supply only, and power applied to the  $V_{CC}$  pin.

Vcc: This is the main system power pin.

GND: This is the common ground power pin for both  $V_{\mbox{\footnotesize{BB}}}$  and  $V_{\mbox{\footnotesize{CC}}}.$ 

### **Connection Diagrams**



**Top View** 

Order Number LV8573AN See NS Package Number N24C

**Top View** 

Timing Waveforms

TL/F/11418-6

Order Number LV8573AV See NS Package Number V28A

### **Functional Description**

The LV8573A contains a fast access real time clock, interrupt control logic, and power fail detect logic. All functions of the RTC are controlled by a set of seven registers. A simplified block diagram that shows the major functional blocks is given in *Figure 1*.

The blocks are described in the following sections:

- 1. Real Time Clock
- 2. Oscillator Prescaler
- 3. Interrupt Logic
- 4. Power Failure Logic
- 5. Additional Supply Management

The memory map of the RTC is shown in the memory addressing table (Figure 2). A control bit in the Main Status Register is used to select either control register block.


#### INITIAL POWER-ON of BOTH VBB and VCC Don't Vd-00

 $V_{BB}$  and  $V_{CC}$  may be applied in any sequence. In order for the power fail circuitry to function correctly, whenever power is off, the  $V_{CC}$  pin must see a path to ground through a maximum of 1  $M\Omega$ . The user should be aware that the control registers will contain random data. The user should ensure that the RTC is not in test mode (see register descriptions).

### REAL TIME CLOCK FUNCTIONAL DESCRIPTION

As shown in Figure 2, the clock has 8 bytes of counters, which count from 1/100 of a second to years. Each counter counts in BCD and is synchronously clocked. The count sequence of the individual byte counters within the clock is shown later in Table VII. Note that the day of week, day of month, and month counters all roll over to 1. The hours counter in 12 hour mode rolls over to 1 and the AM/PM bit toggles when the hours rolls over to 12 (AM = 0, PM = 1). The AM/PM bit is bit D7 in the hours counter.

All other counters roll over to 0. Upon initial application of power the counters will contain random information.






FIGURE 2. LV8573A Internal Memory Map

### 1

### Functional Description (Continued)

#### READING THE CLOCK: VALIDATED READ

Since clocking of the counter occurs asynchronously to reading of the counter, it is possible to read the counter while it is being incremented (rollover). This may result in an incorrect time reading. Thus to ensure a correct reading of the entire contents of the clock (or that part of interest), it must be read without a clock rollover occurring. In general this can be done by checking a rollover bit. On this chip the periodic interrupt status bits can serve this function. The following program steps can be used to accomplish this.

- Initialize program for reading clock.
- 2. Dummy read of periodic status bit to clear it.
- 3. Read counter bytes and store.
- 4. Read rollover bit, and test it.
- 5. If rollover occured go to 3.
- 6. If no rollover, done. It retained to not

To detect the rollover, individual periodic status bits can be polled. The periodic bit chosen should be equal to the highest frequency counter register to be read. That is if only SECONDS through HOURS counters are read, then the SECONDS periodic bit should be used.

#### READING THE CLOCK: INTERRUPT DRIVEN

Enabling the periodic interrupt mask bits cause interrupts just as the clock rolls over. Enabling the desired update rate and providing an interrupt service routine that executes in less than 10 ms enables clock reading without checking for a rollover.

#### READING THE CLOCK: LATCHED READ

Another method to read the clock that does not require checking the rollover bit is to write a one into the Time Save Enable bit (D7) of the Time Save Control Register, and then to write a zero. Writing a one into this bit will enable the clock contents to be duplicated in the Time Save RAM. Changing the bit from a one to a zero will freeze and store the contents of the clock in Time Save RAM. The time then can be read without concern for clock rollover, since internal logic takes care of synchronization of the clock. Because only the bits used by the clock counters will be latched, the Time Save RAM should be cleared prior to use to ensure that random data stored in the unused bits do not confuse the host microprocessor. This bit can also provide time save at power failure, see the Additional Supply Management Functions section. With the Time Save Enable bit at a logical 0, the Time Save RAM may be used as RAM if the latched read function is not necessary.

## INITIALIZING AND WRITING TO THE valeige R autat3 man CALENDAR-CLOCK

Upon initial application of power to the TCP or when making time corrections, the time must be written into the clock. To correctly write the time to the counters, the clock would normally be stopped by writing the Start/Stop bit in the Real Time Mode Register to a zero. This stops the clock from counting and disables the carry circuitry. When initializing the clock's Real Time Mode Register, it is recommended that first the various mode bits be written while maintaining the Start/Stop bit reset, and then writing to the register a second time with the Start/Stop bit set.

The above method is useful when the entire clock is being corrected. If one location is being updated the clock need not be stopped since this will reset the prescaler, and time will be lost. An ideal example of this is correcting the hours for daylight savings time. To write to the clock "on the fly" the best method is to wait for the 1/100 of a second periodic interrupt. Then wait an additional 16  $\mu s$ , and then write the data to the clock.

## PRESCALER/OSCILLATOR FUNCTIONAL DESCRIPTION

Feeding the counter chain is a programmable prescaler which divides the crystal oscillator frequency to 32 kHz and further to 100 Hz for the counter chain (see *Figure 3*).




FIGURE 3. Programmable Clock Prescaler Block

In addition to the inverter, the oscillator feedback bias resistor is included on chip, as shown in *Figure 4*. The oscillator input may be driven from an external source if desired. Refer to test mode application note for details. The oscillator stability is enhanced through the use of an on chip regulated power supply.

The typical range of trimmer capacitor (as shown in Oscillator Circuit Diagram Figure 4, and in the typical application) at the oscillator input pin is suggested only to allow accurate tuning of the oscillator. This range is based on a typical printed circuit board layout and may have to be changed depending on the parasitic capacitance of the printed circuit board or fixture being used. In all cases, the load capacitance specified by the crystal manufacturer (nominal value 11 pF for the 32.768 crystal) is what determines proper oscillation. This load capcitance is the series combination of capacitance on each side of the crystal (with respect to ground).




FIGURE 4. Oscillator Circuit Diagram

XTAL	Co	C <sub>t</sub>	R <sub>OUT</sub>
32.768 kHz	47 pF	2 pF-22 pF	150 k $\Omega$ to 350 k $\Omega$

#### INTERRUPT LOGIC FUNCTIONAL DESCRIPTION

The RTC has the ability to coordinate processor timing activities. To enhance this, an interrupt structure has been implemented which enables several types of events to cause interrupts. Interrupts are controlled via two Control Registers in block 1 and two Status Registers in block 0. (See Register Description for notes on paging and Table I.)

The interrupts are enabled by writing a one to the appropriate bits in Interrupt Control Register 0 and/or 1.

TABLE I. Registers that are Applicable to Interrupt Control

Register Name	Register Select	Address
Main Status Register	Programma	00H
Periodic Flag Register	ne invoter, th	03H
Interrupt Control Register 0	on chip, as si	03H
Interrupt Control Register 1	ne mon new of	04H
Output Mode Register	ring hear	02H

The Interrupt Status Flag D0, in the Main Status Register, indicates the state of  $\overline{\text{INTR}}$  and MFO outputs. It is set when either output becomes active and is cleared when all RTC interrupts have been cleared and no further interrupts are pending (i.e., both  $\overline{\text{INTR}}$  and MFO are returned to their inactive state). This flag enables the RTC to be rapidly polled by the  $\mu\text{P}$  to determine the source of an interrupt in a wired—OR interrupt system. (The Interrupt Status Flag provides a true reflection of all conditions routed to the external pins.) Status for the interrupts are provided by the Main Status Register and the Periodic Flag Register. Bits D1–D5 of the Main Status Register are the main interrupt bits.

These register bits will be set when their associated timing events occur. Enabled Alarm comparisons that occur will set its Main Status Register bit to a one. However, an external interrupt will only be generated if the Alarm interrupt enable bit is set (see *Figure 5*).

Disabling the periodic interrupts will mask the Main Status Register periodic bit, but not the Periodic Flag Register bits. The Power Fail Interrupt bit is set when the interrupt is enabled and a power fail event has occurred, and is not reset until the power is restored. If all interrupt enable bits are 0 no interrupt will be asserted. However, status still can be read from the Main Status Register in a polled fashion (see Figure 5).

To clear a flag in bits D2 and D3 of the Main Status Register a 1 must be written back into the bit location that is to be cleared. For the Periodic Flag Register reading the status will reset all the periodic flags.

Interrupts Fall Into Three Categories:

- 1. The Alarm Compare Interrupt: Issued when the value in the time compared RAM equals the counter.
- 2. The Periodic Interrupts: These are issued at every increment of the specific clock counter signal. Thus, an interrupt is issued every minute, second, etc. Each of these interrupts occurs at the roll-over of the specific counter.

3. The Power Fail Interrupt: Issued upon recognition of a power fail condition by the internal sensing logic. The power failed condition is determined by the signal on the PFAIL pin. The internal power fail signal is gated with the chip select signal to ensure that the power fail interrupt does not lock the chip out during a read or write.

Functional Description (Continued)

#### ALARM COMPARE INTERRUPT DESCRIPTON

The alarm/time comparison interrupt is a special interrupt similar to an alarm clock wake up buzzer. This interrupt is generated when the clock time is equal to a value programmed into the alarm compare registers. Up to six bytes can be enabled to perform alarm time comparisons on the counter chain. These six bytes, or some subset thereof, would be loaded with the future time at which the interrupt will occur. Next, the appropriate bits in the Interrupt Control Register 1 are enabled or disabled (refer to detailed description of Interrupt Control Register 1). The RTC then compares these bytes with the clock time. When all the enabled compare registers equal the clock time an alarm interrupt is issued, but only if the alarm compare interrupt is enabled can the interrupt be generated externally. Each alarm compare bit in the Control Register will enable a specific byte for comparison to the clock. Disabling a compare byte is the same as setting its associated counter comparator to an "always equal" state. For example, to generate an interrupt at 3:15 AM of every day, load the hours compare with 0 3 (BCD), the minutes compare with 1 5 (BCD) and the faster counters with 0 0 (BCD), and then disable all other compare registers. So every day when the time rolls over from 3:14:59.99, an interrupt is issued. This bit may be reset by writing a one to bit D3 in the Main Status Register at any time after the alarm has been generated.

If time comparison for an individual byte counter is disabled, that corresponding RAM location can then be used as general purpose storage.

#### PERIODIC INTERRUPTS DESCRIPTION 1 3id ed grignario

The Periodic Flag Register contains six flags which are set by real-time generated "ticks" at various time intervals, see Figure 5. These flags constantly sense the periodic signals and may be used whether or not interrupts are enabled. These flags are cleared by any read or write operation performed on this register.

To generate periodic interrupts at the desired rate, the associated Periodic Interrupt Enable bit in Interrupt Control Register 0 must be set. Any combination of periodic interrupts may be enabled to operate simultaneously. Enabled periodic interrupts will now affect the Periodic Interrupt Flag in the Main Status Register.

When a periodic event occurs, the Periodic Interrupt Flag in the Main Status Register is set, causing an interrupt to be generated. The  $\mu$ P clears both flag and interrupt by writing a "1" to the Periodic Interrupt Flag. The individual flags in the periodic Interrupt Flag Register do not require clearing to cancel the interrupt.

If all periodic interrupts are disabled and a periodic interrupt is left pending (i.e., the Periodic Interrupt Flag is still set), the Periodic Interrupt Flag will still be required to be cleared to cancel the pending interrupt.

#### POWER FAIL INTERRUPTS DESCRIPTION

The Power Fail Status Flag in the Main Status Register monitors the state of the internal power fail signal. This flag may be interrogated by the  $\mu P$ , but it cannot be cleared; it is cleared automatically by the RTC when system power is restored. To generate an interrupt when the power fails, the Power Fail Interrupt Enable bit in Interrupt Control Register 1 is set. Although this interrupt may not be cleared, it may be masked by clearing the Power Fail Interrupt Enable bit.

## POWER FAILURE CIRCUITRY FUNCTIONAL DESCRIPTION

Since the clock must be operated from a battery when the main system supply has been turned off, the LV8573A provides circuitry to simplify design in battery backed systems. This switches over to the back up supply, and isolates itself from the host system. Figure 6 shows a simplified block diagram of this circuitry, which consists of three major sections; 1) power loss logic: 2) battery switch over logic: and 3) isolation logic.

Detection of power loss occurs when  $\overline{\text{PFAIL}}$  is low. Debounce logic provides a 30  $\mu\text{s}-63$   $\mu\text{s}$  debounce time, which will prevent noise on the  $\overline{\text{PFAIL}}$  pin from being interpreted as a system failure. After 30  $\mu\text{s}-63$   $\mu\text{s}$  the debounce logic times out and a signal is generated indicating that system power is marginal and is failing. The Power Fail Interrupt will then be generated.

If chip select is low when a power failure is detected, a safety circuit will ensure that if a read or write is held active continuously for greater than 30  $\mu s$  after the power fail signal is asserted, the lock-out will be forced.

The battery switch over circuitry is completely independent of the PFAIL pin. A separate circuit compares  $V_{CC}$  to the  $V_{BB}$  voltage. As the main supply fails, the RTC will continue to operate from the  $V_{CC}$  pin until  $V_{CC}$  falls below the  $V_{BB}$  voltage. At this time, the battery supply is switched in,  $V_{CC}$  is

disconnected, and the device is now in the standby mode. If indeterminate operation of the battery switch over circuit is to be avoided, then the voltage at the  $V_{CC}$  pin must not be allowed to equal the voltage at the  $V_{BR}$  pin.

After the generation of a lock-out signal, and eventual switch in of the battery supply, the pins of the RTC will be configured as shown in Table II. Outputs that have a pull-up resistor should be connected to a voltage no greater than  $V_{\rm BB}$ .

TABLE II. Pin Isolation during a Power Failure

PFAIL = Logic 0	Standby Mode V <sub>BB</sub> > V <sub>CC</sub>	
Locked Out	Locked Out	
Locked Out	Locked Out	
Locked Out	Locked Out	
Not Isolated	Not Isolated	
Not Isolated	Not Isolated	
Not Isolated	Open Drain	
	Logic 0  Locked Out Locked Out Locked Out Not Isolated Not Isolated	

The Interrupt Power Fail Operation bit in the Real-Time Mode Register determines whether or not the interrupts will continue to function after a power fail event.

As power returns to the system, the battery switch over circuit will switch back to  $V_{CC}$  power as soon as it becomes greater than the battery voltage. The chip will remain in the locked out state as long as  $\overline{\text{PFAIL}}=0$ . When  $\overline{\text{PFAIL}}=1$  the chip is unlocked, but only after another 30  $\mu s$  min  $\longrightarrow$  63  $\mu s$  max debounce time. The system designer must ensure that his system is stable when power has returned.

The power fail circuitry contains active linear circuitry that draws supply current from V<sub>CC</sub>. In some cases this may be undesirable, so this circuit can be disabled by masking the power fail interrupt. The power fail input can perform all lock-out functions previously mentioned, except that no ex-




FIGURE 6. System-Battery Switchover (Upper Left), Power Fail and Lock-Out Circuits (Lower Right)

TL/F/11418-11

ternal interrupt will be issued. Note that the linear power fail circuitry is switched off automatically when using VBB in standby mode.

# INITIAL POWER ON DETECT AND

There are two other functions provided on the LV8573A to ease power supply control. These are an initial Power On detect circuit, which also can be used as a time keeping failure detect, and a time save on power failure.

On initial power up the Oscillator Fail Flag will be set to a one and the real time clock start bit reset to a zero. This indicates that an oscillator fail event has occurred, and time keeping has failed.

The Oscillator Fail flag will not be reset until the real-time clock is started. This allows the system to discriminate between an initial power-up and recovery from a power failure. If the battery backed mode is selected, then bit D6 of the Periodic Flag Register must be written low. This will not affect the contents of the Oscillator Fail Flag.

To relieve CPU overhead for saving time upon power failure, the Time Save Enable bit is provided to do this automatically. (See also Reading the Clock: Latched Read.) The Time Save Enable bit, when set, causes the Time Save RAM to follow the contents of the clock. This bit can be reset by software, but if set before a power failure occurs, it will automatically be reset when the clock switches to the battery supply (not when a power failure is detected by the PFAIL pin). Thus, writing a one to the Time Save bit enables both a software write or power fail write.

#### SINGLE POWER SUPPLY APPLICATIONS

The LV8573A can be used in a single power supply application. To achieve this, the  $V_{BB}$  pin must be connected to ground, and the power connected to  $V_{CC}$ . The Oscillator Failed/Single Supply bit in the Periodic Flag Register should be set to a logic 1, which will disable the oscillator battery reference circuit. The power fail interrupt should also be disabled. This will turn off the linear power fail detection circuits, and will eliminate any quiescent power drawn through these circuits.

### DETAILED REGISTER DESCRIPTION SIGNATURE AND SECRIPTION

There are 5 external address bits: Thus, the host microprocessor has access to 28 locations at one time. An internal switching scheme provides a total of 30 locations.

The only register that does not get switched is the Main Status Register. It contains the register select bit as well as status information.

A memory map is shown in *Figure 2* and register addressing in Table III. They show the name, address and page locations for the LV8573A.


## TABLE III. Register/Counter/RAM And Management Addressing for LV8573A

	RS	Addressing for LV8573	3A 9   29   8
A0-4	(Note 1)	Descript	tion
CON	TROL REC	GISTERS	
00	X	Main Status Register	
01	0	N/A	-
02	0	N/A 30	-
03	0	Periodic Flag Register	
04	0	Time Save Control Regi	ister
01	d at <sup>1</sup> adde	Real Time Mode Regist	ne Main Status 19
02	1	Output Mode Register	gardless of the re
03	statut bit	Interrupt Control Regist	er 0 o been sint :0
04	eno 1s al t	Interrupt Control Regist	
COU	NTERS (C	LOCK CALENDAR)	interrupt is pend a twhen configure
05	ay n X can		
06	atid X Jits		
07	X		(0-59)
08	s Te X gef	Hours' his Ment to atid	
09	ue X eu	Days of Month	(1-28/29/30/31
OA	X	Months Bear O prilate	(1-12)
0B	X	Years	(0-99)
OC	X	RAM	toumetri ne teaer
0D	enXave	D0, D1 bits only	
0E	aut Xa to	Day of Week	(1-7) pipol = n
OF	X		
10	X	IN/A	la D6 and D7 of Ir
11	X	N/A	4, D5 and D7: Ge
12	X	N/A	de Ris Cardenbe
TIME	COMPAR	ERAM	emory map).
13	X	Sec Compare RAM	(0-59)
14	X	Min Compare RAM	(0-59)
15	X	Hours Compare RAM	(1-12, 0-23)
16	X pell	DOM Compare RAM	(1-28/29/30/31
17	X	Months Compare RAM	(1-12)
18	X	DOW Compare RAM	(1-7)
TIME	SAVE RA	Marillim ac	
19	Z of X bells	Seconds Time Save RA	M
1A	X	Minutes Time Save RAI	N
1B	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Hours Time Save RAM	
1C	X	Day of Month Time Sav	
1D	X	Months Time Save RAN	ondence as mich
	newdq lsi	RAM of nettine ad feum	
81F.8	id oXy bit	RAM/Test Mode Regis	ter an oscillatorrat

Note 1: RS—Register Select (Bit D6 of Main Status Register)

Time Change = 1). The bits are reset when the register is ead and can be used as selective data change flags.

De: This bit performs a dual function. When this bit is read, a one indicates that an oscillator failure has occurred and the lime information may have been lost. Some of the ways an each failure might be caused are: failure of the crystal, shorting OSC IN or OSC OUT to GND or Voc. removal of



The Main Status Register is always located at address 0 regardless of the register block selected.


D0: This read only bit is a general interrupt status bit that is taken directly from the interrupt pins. The bit is a one when an interrupt is pending on either the INTR pin or the MFO pin (when configured as an interrupt). This is unlike D3 which can be set by an internal event but may not cause an interrupt. This bit is reset when the interrupt status bits in the Main Status Register are cleared.

D1-D3: These three bits of the Main Status Register are the main interrupt status bits. Any bit may be a one when any of the interrupts are pending. Once an interrupt is asserted the μP will read this register to determine the cause. These interrupt status bits are not reset when read. Except for D1. to reset an interrupt a one is written back to the corresponding bit that is being tested. D1 is reset whenever the PFAIL pin = logic 1. This prevents loss of interrupt status when reading the register in a polled mode. D1 and D3 are set regardless of whether these interrupts are masked or not by bits D6 and D7 of Interrupt Control Registers 0 and 1.

D4, D5 and D7: General purpose RAM bits.

D6: Bit D6 controls the register block to be accessed (see memory map).

#### PERIODIC FLAG REGISTER



The Periodic Flag Register has the same bit for bit correspondence as Interrupt Control Register 0 except for D6 and D7. For normal operation (i.e., not a single supply application) this register must be written to on initial power up or after an oscillator fail event. D0-D5 are read only bits, D6 and D7 are read/write.

D0-D5: These bits are set by the real time rollover events: (Time Change = 1). The bits are reset when the register is read and can be used as selective data change flags.

D6: This bit performs a dual function. When this bit is read, a one indicates that an oscillator failure has occurred and the time information may have been lost. Some of the ways an oscillator failure might be caused are: failure of the crystal, shorting OSC IN or OSC OUT to GND or VCC, removal of crystal, removal of battery when in the battery backed mode (when a "0" is written to D6), lowering the voltage at the

Time Mode Register, with the crystal oscillating.


When D6 is written to, it defines whether the TCP is being used in battery backed (normal) or in a single supply mode application. When set to a one this bit configures the TCP for single power supply applications. This bit is automatically set on initial power-up or an oscillator fail event. When set, D6 disables the oscillator reference circuit. The result is that the oscillator is referenced to V<sub>CC</sub>. When a zero is written to D6 the oscillator reference is enabled, thus the oscillator is referenced to VBB. This allows operation in standard battery standby applications.

At initial power on, if the LV8573A is going to be programmed for battery backed mode, the VBB pin should be connected to a potential in the range of 2.2V to VCC -

For single supply mode operation, the VBB pin should be connected to GND and the PFAIL pin connected to VCC.

D7: Writing a one to this bit enables the test mode register at location 1F (see Table III). This bit should be forced to zero during initialization for normal operation. If the test mode has been entered, clear the test mode register before leaving test mode. (See separate test mode application note for further details.)

#### TIME SAVE CONTROL REGISTER and a political and a find




D0-D5: General purpose RAM bits.

D6: Not Available, appears as logic 0 when read.

D7: Time Save Enable bit controls the loading of real-timeclock data into the Time Save RAM. When a one is written to this bit the Time Save RAM will follow the corresponding clock registers, and when a zero is written to this bit the time in the Time Save RAM is frozen. This eliminates any synchronization problems when reading the clock, thus negating the need to check for a counter rollover during a read cycle. Toba hala per bina & onut

This bit must be set to a one prior to power failing to enable the Time Save feature. When the power fails this bit is automatically reset and the time is saved in the Time Save RAM.

#### **REAL TIME MODE REGISTER**



Reset when a line of the line	LY0	Leap Year Counter	
are r0moved	0	Leap Year Current Year	
0	1	Leap Year Last Year	
d. Read Osc fall	0	Leap Year 2 Years Ago	
Write O Batt	1	Leap Year 3 Years Ago	

**D2:** The count mode for the hours counter can be set to either 24 hour mode or 12 hour mode with AM/PM indicator. A one will place the clock in 12 hour mode.


D3: This bit is the master Start/Stop bit for the clock. When a one is written to this bit the real time counter's prescaler and counter chain are enabled. When this bit is reset to zero the contents of the real time counter is stopped. When the RTC is initially powered up this bit will be held at a logic 0 until the oscillator starts functioning correctly after which this bit may be modified. If an oscillator fail event occurs, this bit will be reset to logic 0.

**D4:** This bit controls the operation of the interrupt output in standby mode. If set to a one it allows Alarm, Periodic, and Power Fail interrupts to be functional in standby mode. Note that the MFO pin is configured as open drain in standby mode.

If bit D4 is set to a zero then the interrupt control register and the periodic interrupt flag will be reset when the RTC enters the standby mode ( $V_{BB} > V_{CC}$ ). They will have to be re-configured when system ( $V_{CC}$ ) power is restored.

D5-D7: General purpose RAM bits.


#### **OUTPUT MODE REGISTER**



D0-D6: General purpose RAM bits.

**D7:** This bit is used to program the signal appearing at the MFO output, as follows:


D7	MFO Output Signal
0	Power Fail Interrupt
1	Buffered Crystal Oscillator



D0-D5: These bits are used to enable one of the selected periodic interrupts by writing a one into the appropriate bit. These interrupts are issued at the rollover of the clock. For example, the minutes interrupt will be issued whenever the minutes counter increments. In all likelihood the interrupt will be enabled asynchronously with the real time change. Therefore, the very first interrupt will occur in less than the periodic time chosen, but after the first interrupt all subsequent interrupts will be spaced correctly. These interrupts are useful when minute, second, real time reading, or task switching is required. When all six bits are written to a 0 this disables periodic interrupts from the Main Status Register and the interrupt pin.

D6 and D7: General purpose RAM.

#### INTERRUPT CONTROL REGISTER 1



TL/F/11418-18

D0-D5: Each of these bits are enable bits which will enable a comparison between an individual clock counter and its associated compare RAM. If any bit is a zero then that clock-RAM comparator is set to the "always equal" state and the associated TIME COMPARE RAM byte can be used as general purpose RAM. However, to ensure that an alarm interrupt is not generated at bit D3 of the Main Status Register, all bits must be written to a logic zero.

D6: In order to generate an external alarm compare interrupt to the  $\mu P$  from bit D3 of the Main Status Register, this bit must be written to a logic 1. If battery backed mode is selected, then this bit is controlled by D4 of the Real Time Mode Register.

D7: The MSB of this register is the enable bit for the Power Fail Interrupt. When this bit is set to a one an interrupt will be generated to the  $\mu P$  when a  $V_{BB} > V_{CC}$ . If battery backed mode is selected, then this bit is controlled by D4 of the Real Time Mode Register.

1

## Control and Status Register Address Bit Map (beautiplied in control and Status Register Address Bit Map

ain Status F	Register PS = X	RS = X R/W	ADDRESS = 0	R/W <sup>1</sup>		no altrements on		1. Reset by writing
H/W sidens	page of 10 sacend	H/W	H/VV		R/W1	Data Complete	ent aR3 and	1 to bit.
RAM and a	Register Select	RAM	RAM	Alarm Interrupt	Periodic Interrupt	Power Fail Interrupt	Interrupt Status	2. Set/reset voltage at
aldane	pesittim 01 50							PFAIL pin.
	OS RAM					· Leap Cour	LVO	Reset who all pendin interrupts
	MAR TO				urrent Year	Leap Year C		are remov
	Register PS =			ress = 03H		Leap Year La		. 0
beR/Wa en	if to R/W4dane	of big5 ens.	DS: Topie bits	-00 R5	ogR5mseY	Ces 28, 691.5	R5 0	4. Read Osc
Test	Osc. Fail/	1 ms	10 ms	100 ms	Seconds	10 Second	Minute	Write 0 Ba
Mode	Single Supply	Flag	Flag	Flag	Flag	Flag	Flag	Write 1 Si
man Carro C.								
Time Save	bits A/A witte	RAM	RAM	RAM	RAM	ote si neriwo RAM	RAM	to contents of
Time Save Enable	real time read	RAM Page 18 18 18 18 18 18 18 18 18 18 18 18 18	RAM	RAM ddress = 01F	RAM	ote si nethuod ned RAM di si nethiose n	RAM	All Bits R/W
Time Save Enable	plim N/A slid	RAM Page 18 18 18 18 18 18 18 18 18 18 18 18 18	RAM	DIW RAM	RAM	ote si netnuoc RAM	RAM	All Bits R/W
Time Save Enable eal Time Mo	plim N/A slid	RAM RAM	RAM  RS = 1 A  Interrupt EN  on Back-Up	RAM ddress = 01F	RAM 12/24 Hr. Mode	RAM Leap Year	RAM Leap Year LSB	All Bits R/W
Time Save Enable eal Time Mo	N/A sid	RAM RAM	RAM  RS = 1 A  Interrupt EN  on Back-Up	RAM  ddress = 01H  Clock Start/Stop	RAM 12/24 Hr. Mode	RAM Leap Year MSB	RAM Leap Year LSB	All Bits R/W
Time Save Enable eal Time Mo RAM utput Mode MFO as Crystal	N/A  ode Register PS  RAM  Register PS = RAM  attrol Register 0	RAM  RAM  RAM  RAM	RAM  INTERFECTION OF BACK-Up  1 Addr	RAM  ddress = 01H  Clock Start/Stop  ess = 02H  RAM	RAM 12/24 Hr. Mode RAM	RAM Leap Year MSB	RAM Leap Year LSB	All Bits R/W
Enable  RAM  utput Mode  MFO as  Crystal	N/A  ode Register PS  RAM  Register PS = RAM  atrol Register 0	RAM  RAM  RAM  RAM	RAM  Interrupt EN on Back-Up  1 Addr	RAM  ddress = 01H  Clock Start/Stop  ess = 02H  RAM	RAM 12/24 Hr. Mode RAM	RAM Leap Year MSB	RAM Leap Year LSB	All Bits R/W
Enable  Enable  Enable  RAM  utput Mode  MFO as  Crystal  terrupt Cor	N/A  ode Register PS  RAM  Register PS =  RAM  atrol Register 0	RAM  RAM  RAM  RAM  PS = 0	RAM  RS = 1 A  Interrupt EN on Back-Up  = 1 Addr  RAM  RS = 1	RAM  ddress = 01H  Clock Start/Stop  ess = 02H  RAM  Address = 0	RAM  12/24 Hr.  Mode  RAM	RAM Leap Year MSB RAM	RAM Leap Year LSB RAM Minute Interrupt	All Bits R/W
Enable  RAM  Atput Mode  MFO as  Crystal  Cerrupt Corr  RAM	N/A  ode Register PS  RAM  Register PS = RAM  atrol Register 0	RAM  RAM  RAM  RAM  RAM  PS = 0  1 ms	RAM  RS = 1 A  Interrupt EN on Back-Up  = 1 Addr  RAM  RS = 1  10 ms	RAM  clock Start/Stop  ess = 02H  RAM  Address = (100 ms)	RAM  12/24 Hr.  Mode  RAM  33H  Seconds	RAM Leap Year MSB RAM 10 Second	RAM Leap Year LSB RAM Minute	All Bits R/W
Enable  RAM  WHO as  Crystal  terrupt Cor  RAM	N/A  ode Register PS  RAM  Register PS = RAM  atrol Register 0	RAM  O RS =  RAM  PS = 0  1 ms Interrupt Enable	RAM  Interrupt EN on Back-Up  1 Addr  RAM  RS = 1  10 ms Interrupt Enable	RAM  ddress = 01H  Clock Start/Stop  ess = 02H  RAM  Address = 0  100 ms Interrupt Enable	RAM  12/24 Hr. Mode  RAM  Seconds Interrupt Enable	RAM Leap Year MSB RAM 10 Second Interrupt	RAM Leap Year LSB RAM Minute Interrupt	All Bits R/W
Enable  RAM  wtput Mode  MFO as  Crystal  terrupt Cor	N/A  ode Register PS  RAM  Register PS =  RAM  atrol Register 0	RAM  O RS =  RAM  PS = 0  1 ms Interrupt Enable	RAM  Interrupt EN on Back-Up  1 Addr  RAM  RS = 1  10 ms Interrupt Enable	RAM  ddress = 01H  Clock Start/Stop  ess = 02H  RAM  Address = 0  100 ms Interrupt Enable	RAM  12/24 Hr. Mode  RAM  Seconds Interrupt Enable	RAM Leap Year MSB  RAM  10 Second Interrupt Enable	RAM Leap Year LSB RAM Minute Interrupt	All Bits R/W
eal Time Mode  RAM  utput Mode  MFO as  Crystal  tterrupt Cor	N/A  ode Register PS  RAM  Register PS =  RAM  Atrol Register 0	RAM  O RS =  RAM  PS = 0  1 ms Interrupt Enable  PS = 0	RAM  Interrupt EN on Back-Up  1 Addr  RAM  RS = 1  10 ms Interrupt Enable  RS = 1	RAM  Clock Start/Stop  ess = 02H  RAM  Address = (100 ms Interrupt Enable  Address = (100 ms)	RAM  12/24 Hr. Mode  RAM  Seconds Interrupt Enable	RAM Leap Year MSB RAM 10 Second Interrupt Enable	Leap Year LSB RAM Minute Interrupt Enable	All Bits R/W All Bits R/W All Bits R/W

## Application Hints of nettine of learn and its not

Suggested Initialization Procedure for LV8573A in Battery Backed Applications that use the V<sub>BB</sub> Pin

- Enter the test mode by writing a 1 to bit D7 in the Periodic Flag Register.
- Write zero to the RAM/TEST mode Register located in page 0, address HEX 1F.
- 3. Leave the test mode by writing a 0 to bit D7 in the Periodic Flag Register. Steps 1, 2, 3 guarantee that if the test mode had been entered during power on (due to random pulses from the system), all test mode conditions are cleared. Most important is that the OSC Fail Disable bit is cleared. Refer to AN-589 for more information on test mode operation.
- Enter a software loop that does the following:
   Set a 3 second(approx) software counter. The crystal oscillator may take 1 second to start.
- 4.1 Write a 1 to bit D3 in the Real Time Mode Register (try to start the clock). Under normal operation, this bit can be set only if the oscillator is running. During the software loop, RAM, real time counters, output configuration, interrupt control and timer functions may be initialized.

### **Application Hints** (Continued)

5. Test bit D6 in the Periodic Flag Register:

IF a 1, go to 4.1. If this bit remains a 1 after 3 seconds, then abort and check hardware. The crystal may be defective or not installed. There may be a short at OSC IN or OSC OUT to  $V_{CC}$  or GND, or to some impedance that is less than 10 M $\Omega$ .


IF a 0, then the oscillator is running, go to step 7.

6. Write a 0 to bit D6 in the Periodic Flag Register. This action puts the clock chip in the battery backed mode. This mode can be entered only if the OSC fail flag (bit D6 of the Periodic Flag Register) is a 0. Reminder, bit D6 is a dual function bit. When read, D6 returns oscillator status. When written, D6 causes either the Battery Backed Mode, or the Single Supply Mode of operation.

The only method to ensure the chip is in the battery backed mode is to measure the waveform at the OSC OUT pin. If the battery backed mode was selected successfully, then the peak to peak waveform at OSC OUT is referenced to the battery voltage. If not in battery backed mode, the waveform is referenced to  $V_{\rm CC}$ . The measurement should be made with a high impedance low capacitance probe (10 M $\Omega$ , 10 pF oscilloscope probe or better). Typical peak to peak swings are within 0.6V of  $V_{\rm CC}$  and ground respectively.

- 7. Write a 1 to bit D7 of Interrupt Control Register 1. This action enables the PFAIL pin and associated circuitry.
- 8. Initialize the rest of the chip as needed.

### **Typical Application**



TL/F/11418-19

\*These components may be necessary to meet UL requirements for lithium batteries. Consult battery manufacturer.

### **Typical Performance Characteristics** Application Hints (Continued) 5. Test bit D6 in the Periodic Flag Register. The only method to ensure the chip is in the battery IF a 1, go to 4.1, If this bit remains a 1 after 3 ev trent got priced mode is to measure the waveform at the OSC then abort and check hardware. The crystal may be captally lightly pin. If the battery better Department of the crystal may be captally placed and check hardware. TUO OF Supply Voltage and sleep and need, villater (Battery Backed Mode, mode and year Standby Current vs Power visited (Single Supply Mode of or it of beamstate Fosc = 32.768 kHz, absent area of o Supply Voltage U 000 o (FOSC = 32.768 kHz) FOSC = 32.768 kHz) d bluoris inement 500 900 200 r 17.0 \$ 71 capacitance profeth ( =0) M eriodio Flag F f = 1 MHz of botter). Typical p 150 V of Voc and ground only Sthe OSC 8cr) (8 c. Ren read, D6 retu lcc (μΑ) f = 500 kHz 400 100 Fables the tg the re f = 500 kHz Auses either 350 50 CONDITIONS : CS = VCC RD. WR, A0 → A4 = f = SQ. WAVE, VLO = OV, VHI = VCC 2.0 2.5 3.0 3.5 4.0 4.5 CONDITIONS : $\overline{CS} = V_{CC}$ $\overline{RD}$ , $\overline{WR}$ , A0 $\longrightarrow$ A4 = f 3.3 3.0 3.6 V<sub>BB</sub> (Volts) f = SQ. WAVE, VLO = OV, VHI = VCC V<sub>CC</sub> (Volts) TL/F/11418-22 TL/F/11418-20 3.3 TL/F/11418-21 \*These components may be necessary to meet UL requirements for lithium batteries. Consult battery manufacturer.



### Section 2 Contents

2-3	TCP/RTC Family Comparisons
2-5	DP8570A Timer Clock Peripheral (TCP)
	DP8571A Timer Clock Peripheral (TCP)
	DP8572A/DP8572AM Real Time Clock (RTC)
	DP8673A Real Time Clock (RTC)
	MM58274C-12 Microprocessor Compatible Real Time Clock
	MM58274C Microprocessor Compatible Real Time Clock
	MM58174A Microprocessor Compatible Real Time Clock
2-119	MM58167B Microprocessor Rection 29 Rose Stark
9-198	NS32FX211 Microprocessor Compatible Heal Time Clock

Real Time Clocks and Timer Clock Peripherals

### **Section 2 Contents**

TCP/RTC Family Comparisons	2-3
DP8570A Timer Clock Peripheral (TCP)	2-5
DP8571A Timer Clock Peripheral (TCP)	2-28
DP8572A/DP8572AM Real Time Clock (RTC)	2-51
DP8573A Real Time Clock (RTC)	2-71
MM58274C-12 Microprocessor Compatible Real Time Clock	2-86
MM58274C Microprocessor Compatible Real Time Clock	2-99
MM58174A Microprocessor Compatible Real Time Clock	2-112
MM58167B Microprocessor Real Time Clock	2-119
NS32FX211 Microprocessor Compatible Real Time Clock	2-128

and Timer Clock

Peripherals

TIMEKEEPING				
Mode wolf 48 to 81 Range of unit oea 1.0 Leap Year 287 Rollover 8 201512	12 or 24 Hour 0.01 sec thru Years Yes Y Status Bit	12 or 24 Hour 0.01 sec thru Years Yes Status Bit	12 or 24 Hour 0.01 sec thru Years Yes Status Bit	12 or 24 Hour 0.01 sec thru Years Yesque Status Bit
BUS				SIM
Mode Bits 4 Address (# Bits) Data (# Bits) Max Access Time (Address to Data Valid)	Parallel 9 5 8 8 4 100 ns S	Parallel lellans 5 8 8 9 100 ns an 080	Parallel 5 8 100 ns	Parallel oM (all 4) 5 colob A (all 8) 5 colob A (all 8) 6 colob A (all 8) 6 colob A
RAM				MAI
On-Chip oM Timer	44 Bytes 2 16-Bit	44 Bytes and 33 2 16-Bit (4 × 4)	44 Bytes No	14 Bytes No
INTERRUPTS				NTERRUPTS
Programmable 0, 1.0 Alarm Compare 8 08 Standby Mode Status Register Timer	0.001 sec thru 1 min Yes Yes // Yes // Yes as Y	0.001 sec thru 1 min 12 Yes Yes Yes Yes Yes Yes Yes Yes	0.001 sec thru 1 min Yes Yes Yes No	0.001 sec thru 1 min Yes
TIMEBASE				IMEBASE
Oscillator Frequency Buffered Oscillator Output	4 Selectable (Note 1)	4 Selectable (Note 1) Yes	4 Selectable (Note 1) Yes	32.768 kHz
POWER SUPPLY	Ent-2/Man			OWER SUPPLY
Voltage Operational Standby VSS Current (32.768 kHz) Operational Standby (I <sub>DD</sub> Max)	4.5–5.5V 2.2V min 5 mA 10 μΑ0	3–3.6V/4.5–5.5V – 3 2.2V min mm VS 5 mA Am 3 10 μA Au 33	3–3.6V/4.5–5.5V 2.2V min 5 mA 10 μA	3-8.6V/4.5-5.5V 2,2V min 5 mA
PROCESS TECHNOLOGY				ROCESS TECHNOLOGY
смоя	microCMOS	microCMOS 20M3	microCMOS	microCMOS
PACKAGING				ACKAGING
Pins/Type IQ 9/1	28 DIP 37 28 PCC (Note 2)	24 DIP (Note 2) 0 NS	24 DIP (Note 2) 28 PCC (Note 2)	24 DIP (Note 2) 28 PCC (Note 2)

Note 1: 32 kHz, 32.768 kHz, 4.194304 MHz, 4.9152 MHz

Note 2: Socket equivalent pin outs

Features	2P8572A	LVBST2A	MM58167E	LV 8571A/DP	MM58174A	MM58274C
TIMEKEEPING						IMEKEEPING
Mode Side Side Side Side Side Side Side Si	Hour in Years s : Bit	Stat Since 100.001		on as Ho fonths as 10.0 yes Status Bil	24 Hour OSI 0.1 sec thru Months Yes Yes	12 or 24 Hour Bloom 0.1 sec thru Years Yes 1667 grad Status Bit
BUS						au au
Mode Address (# Bits) Data (# Bits) Max Access Time (Address to Data		Para 5 8 100	Parallel 5 8 1050 ns	Parallel 5 8 8 100 ns	Parallel 4 4 2.35 μs	Parallel ecoM (c. 4 4 and 4 parallel 650 ns col x siM
RAM						MA
On-Chip	set	44 E)	56 Bits (14 × 4)	44 Bytes 2 16-Bit	44 B) ON 2 16-Bit	On-Chip oN Timer
NTERRUPTS						etquaration
Alarm Compare Standby Mode Status Register	nim t unn 6 8 8	568 1 0.1 s	Yes Yes Yes Yes	onths ea 10 1.0	0.5, 5, and 60 sec  No No Yes (intr)	0.1, 0.5, 1, 5, 10, 30 and 60 sec No No Yes
TIMEBASE						MEBASE
Oscillator Frequence Buffered Oscillator		dalpele2 A	32.768 kHz	4 Selectable (Iz	32.768 kHz Yes (16.384 kHz)	32.768 kHz
POWER SUPPLY						OWER SUPPLY
Voltage Voltage Standby Current Operational Standby (I <sub>DD</sub> Max	5-5.5V min A	3~3.6V/4 2.2V 5 m	4.5–5.5V 2.2V min 5 mA 20 μA	3-3.6V/4.5-5 2.2V min 5 mA 4 m 3	4.5–5.5V 2.2V min S 1 mA	4.5–5.5V 2.2V min 1 mA
PROCESS TECHNOLOG	iΥ					ROCESS TECHNOLOGY
20MOoroim	SOM	Gozolm	CMOS	OMOgraim	CMOS	CMOS
PACKAGING						ACKAGING
Pins/Type 3 43 (\$ 9000) 0009 85	lote 2) Vote 2)	24 DIP (1 28 PCC (	24 DIP 28 PCC	24 DIP (Note	16 DIP 82 28 POC (Note 2)	16 DIP g/T\ani9 20 PCC
					04 MHz, 4,9162 MHz	Note 1: 32 felts, 32.768 felts, 4.1843 Note 2: Scolot equivalent pin outs

## **DP8570A Timer Clock Peripheral (TCP)**

### General Description

The DP8570A is intended for use in microprocessor based systems where information is required for multi-tasking, data logging or general time of day/date information. This device is implemented in low voltage silicon gate microCMOS technology to provide low standby power in battery back-up environments. The circuit's architecture is such that it looks like a contiguous block of memory or I/O ports. The address space is organized as 2 software selectable pages of 32 bytes. This includes the Control Registers, the Clock Counters, the Alarm Compare RAM, the Timers and their data RAM, and the Time Save RAM. Any of the RAM locations that are not being used for their intended purpose may be used as general purpose CMOS RAM.

Time and date are maintained from 1/100 of a second to year and leap year in a BCD format, 12 or 24 hour modes. Day of week, day of month and day of year counters are provided. Time is controlled by an on-chip crystal oscillator requiring only the addition of the crystal and two capacitors. The choice of crystal frequency is program selectable.

Two independent multifunction 10 MHz 16-bit timers are provided. These timers operate in four modes. Each has its own prescaler and can select any of 8 possible clock inputs. Thus, by programming the input clocks and the timer counter values a very wide range of timing durations can be achieved. The range is from about 400 ns (4.915 MHz oscillator) to 65,535 seconds (18 hrs., 12 min.).

Power failure logic and control functions have been integrated on chip. This logic is used by the TCP to issue a power fail

interrupt, and lock out the  $\mu p$  interface. The time power fails may be logged into RAM automatically when  $V_{BB} > V_{CC}.$  Additionally, two supply pins are provided. When  $V_{BB} > V_{CC},$  internal circuitry will automatically switch from the main supply to the battery supply. Status bits are provided to indicate initial application of battery power, system power, and low battery detect. (Continued)

Absolute Maximum Ratings (Notes 1 & 2)

### **Features**

- Full function real time clock/calendar
  - 12/24 hour mode timekeeping
  - Day of week and day of years counters
  - Four selectable oscillator frequencies
  - Parallel Resonant Oscillator
- Two 16-bit timers
  - 10 MHz external clock frequency
  - Programmable multi-function output
  - Flexible re-trigger facilities
- Power fail features
  - Internal power supply switch to external battery
     Power Supply Bus glitch protection
- Automatic log of time into RAM at power failure
- On-chip interrupt structure
- Periodic, alarm, timer and power fail interrupts
- Up to 44 bytes of CMOS RAM
- INTR/MFO/T1 pins programmable High/Low and push-pull or open drain

## Block Diagram




FIGURE 1

TI /F/8638-1

		ouppiy voltage (vpp) (volto o)		
Supply Voltage (V <sub>CC</sub> )	-0.5V to $+7.0V$	DC Input or Output Voltage	0.0 V <sub>CC</sub> V	,
DC Input Voltage (V <sub>IN</sub> )	$-0.5V$ to $V_{CC} + 0.5V$	(V <sub>IN</sub> , V <sub>OUT</sub> )	• • • • • • • • • • • • • • • • • • • •	
DC Output Voltage (VOUT)	$-0.5$ V to $V_{CC} + 0.5$ V	Operation Temperature (T <sub>A</sub> )	-40 +85 °C	)
Storage Temperature Range	-65°C to +150°C	Electr-Static Discharge Rating TBD	// The (198570A is in)	/
Power Dissipation (PD)	MAR out begget 500 mW	Transistor Count	15,200 Va	
Lead Temperature (Soldering, 10	sec.) 260°C	Typical Values	l logging or general til	
ly. Status bits are provided to indi-	s man American municipal (DDA	$\theta_{JA}DIP$	Board = 45°C/	W
ly. Status this are provided to indi- saftary power, system power, and			Socket = 50°C/	W
sensity power, system power, and (Continued)		$\theta_{JA}$ PLCC	. Board = 77°C/\	W
(ceuminos)		00 to some obligation resultage C on	Socket = 85°C/	W

### DC Electrical Characteristics

V<sub>CC</sub> = 5V ±10%, V<sub>BB</sub> = 3V, V<sub>FFAIL</sub> > V<sub>IH</sub>, C<sub>L</sub> = 100 pF (unless otherwise specified) MAR engine of mala and

Symbol	Parameter on audit 42\	Conditions	Min	Max	Units
V <sub>IH</sub>	High Level Input Voltage (Note 4)	Any Inputs Except OSC IN, OSC IN with External Clock	2.0 V <sub>BB</sub> -0.1	as general p	besu V
V <sub>IL</sub>	Low Level Input Voltage	All Inputs Except OSC IN OSC IN with External Clock	in a BCD formal,	0.8 0.1	TEST V
V <sub>OH</sub>	High Level Output Voltage (Excluding OSC OUT)	$I_{OUT} = -20 \mu A$ $I_{OUT} = -4.0 \text{ mA}$	V <sub>CC</sub> -0.1	di edi. Time is	ivora V
V <sub>OL</sub>	Low Level Output Voltage (Excluding OSC OUT)	$I_{OUT} = 20 \mu A$ $I_{OUT} = 4.0 \text{ mA}$	tal frequency is promultifunction and	0.1 0.25	V The
IIN	Input Current (Except OSC IN)	$V_{IN} = V_{CC}$ or GND	ners operate in for	±1.0	μΑ
loz anulisi y	Output TRI-STATE® Current	V <sub>OUT</sub> = V <sub>CC</sub> or GND	can select any of 8	ons ±5.0sen	ηψομΑ
I <sub>LKG</sub>	Output High Leakage Current T1, MFO, INTR Pins	V <sub>OUT</sub> = V <sub>CC</sub> or GND Outputs Open Drain	ning the input clock wide range of tin	±5.0	Auter v
Icc daug bns wo	Quiescent Supply Current (Note 7) (Note 7)	F <sub>OSC</sub> = 32.768 kHz V <sub>IN</sub> = V <sub>CC</sub> or GND (Note 5) V <sub>IN</sub> = V <sub>CC</sub> or GND (Note 6) V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 6)	re is from about 40 conds (18 hrs., 12 and control function is used by the To	260 1.0 12.0	μΑ mA mA
		$F_{OSC} = 4.194304 \text{ MHz or}  4.9152 \text{ MHz}  V_{IN} = V_{CC} \text{ or GND (Note 6)}  V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 6)}$	we	8 8 20	mA mA
Icc	Quiescent Supply Current (Single Supply Mode) (Note 7)	V <sub>BB</sub> = GND V <sub>IN</sub> = V <sub>CC</sub> or GND FOSC = 32.768 kHz FOSC = 4.9152 MHz or 4.194304 MHz		80 7.5	μA mA
I <sub>BB</sub>	Standby Mode Battery Supply Current (Note 8)	V <sub>CC</sub> = GND OSC OUT = Open Circuit, Other Pins = GND FOSC = 32.768 kHz FOSC = 4.9152 MHz or 4.194304 MHz	Veg - Power Switch	10 400	μΑ μΑ
I <sub>BLK</sub>	Battery Supply Leakage	$2.2V \le V_{BB} \le 4.0V$ Other Pins at GND $V_{CC} = GND, V_{BB} = 4.0V$ $V_{CC} = 5.5V, V_{BB} = 2.2V$	4 20 4 90 4 00 4 00 7 5	1.5	μΑ μΑ

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: For  $F_{OSC}=4.194304$  or 4.9152 MHz,  $V_{BB}$  minimum = 2.8V. In battery backed mode,  $V_{BB}\leq V_{CC}-0.4V$ . Single Supply Mode: Data retention voltage is 2.2V min.

In single Supply Mode (Power connected to V<sub>CC</sub> pin) 4.5V ≤ V<sub>CC</sub> ≤ 5.5V.

Note 4: This parameter (VIH) is not tested on all pins at the same time.

Note 5: This specification tests I<sub>CC</sub> with all power fail circuitry disabled, by setting D7 of Interrupt Control Register 1 to 0.

Note 6: This specification tests I<sub>CC</sub> with all power fail circuitry enabled, by setting D7 of Interrupt Control Register 1 to 1.

Note 7: This specification is tested with both the timers and OSC IN driven by a signal generator. Contents of the Test Register = 00(H), the MFO pin is not configured as buffered oscillator out and MFO, T1, INTR, are configured as open drain.

Note 8: This specification is tested with both the timers off, and only OSC IN is driven by a signal generator. Contents of the Test Register = 00(H) and the MFO pin is not configured as buffered oscillator out.

1		

t <sub>AR</sub>	Address Valid Prior to Read Strobe	20		ns
t <sub>RW</sub>	Read Strobe Width (Note 9)	80	4-0A	ns
t <sub>CD</sub>	Chip Select to Data Valid Time	of Bernard	80	ns
t <sub>RAH</sub>	Address Hold after Read (Note 10)	3		ns
t <sub>RD</sub>	Read Strobe to Valid Data		25 70	ns
t <sub>DZ</sub>	Read or Chip Select to TRI-STATE		60	ns
tRCH	Chip Select Hold after Read Strobe	0		ns
t <sub>DS</sub>	Minimum Inactive Time between Read or Write Accesses	50	0.9	ns
RITE TIMING	and have an			
t <sub>AW</sub>	Address Valid before Write Strobe	20		ns
twah	Address Hold after Write Strobe (Note 10)	3	DATA	ns
t <sub>CW</sub>	Chip Select to End of Write Strobe	90		ns
tww as-assayrum	Write Strobe Width (Note 11)	80		ns
t <sub>DW</sub>	Data Valid to End of Write Strobe	50		ns
twoH	Data Hold after Write Strobe (Note 10)	3		ns
twch	Chip Select Hold after Write Strobe	0		ns
MER 0/TIMER 1 TIME	/ING	V	A-DA	
FTCK	Input Frequency Range	DC	10	MHz
t <sub>CK</sub>	Propagation Delay Clock to Output JL		120	ns
tgo	Propagation Delay G0 to G1 to Timer Output (Note 12)	and the same and t	<b>3</b> 100	ns
tpgw	Pulse Width G0 or G1 _ (Note 12)	25		ns
tgs	Setup Time, G0, G1 to TCK (Note 13)	100		ns
TERRUPT TIMING			-2117	
tROLL	Clock Rollover to INTR Out is Typically 16.5 μs			

Note 9: Read Strobe width as used in the read timing table is defined as the period when both chip select and read inputs are low. Hence read commences when both signals are low and terminates when either signal returns high.

Note 10: Hold time is guaranteed by design but not production tested. This limit is not used to calculate outgoing quality levels.

Note 11: Write Strobe width as used in the write timing table is defined as the period when both chip select and write inputs are low. Hence write commences when both signals are low and terminates when either signal returns high.

Note 12: Timers in Mode 3.

Note 13: Guaranteed by design, not production tested. This limit is not used to calculate outgoing quality levels.

### **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	6 ns (10%-90%)
Input and Output Reference Levels	1.3V
TRI-STATE Reference	Active High + 0.5V
Levels (Note 15)	Active Low -0.5V

Note 14: C<sub>L</sub> = 100 pF, includes jig and scope capacitance.

Note 15: S1 = V<sub>CC</sub> for active low to high impedance measurements.

S1 = GND for active high to high impedance measurements.


S1 = open for all other timing measurements.

### Capacitance (T<sub>A</sub> = 25°C, f = 1 MHz)


Symbol	Parameter (Note 16)	Тур	Units
CIN	Input Capacitance	5	pF
C <sub>OUT</sub>	Output Capacitance	7	pF

Note 16: This parameter is not 100% tested.

Note 17: Output rise and fall times 25 ns max (10%-90%) with 100 pF load.







The DP8570A's interrupt structure provides four basic types of interrupts: Periodic, Alarm/Compare, Timer, and Power Fail. Interrupt mask and status registers enable the masking and easy determination of each interrupt.

One dedicated general purpose interrupt output is provided. A second interrupt output is available on the Multiple Function Output (MFO) pin. Each of these may be selected to generate an interrupt from any source. Additionally, the MFO pin may be programmed to be either as oscillator output or Timer 0's output.

# **Pin Description**

 $\overline{\text{CS}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$  (Inputs): These pins interface to  $\mu P$  control lines. The  $\overline{\text{CS}}$  pin is an active low enable for the read and write operations. Read and Write pins are also active low and enable reading or writing to the TCP. All three pins are disabled when power failure is detected. However, if a read or write is in progress at this time, it will be allowed to complete its cycle.

A0-A4 (Inputs): These 5 pins are for register selection. They individually control which location is to be accessed. These inputs are disabled when power failure is detected.

OSC IN (Input): OSC OUT (Output): These two pins are used to connect the crystal to the internal parallel resonant oscillator. The oscillator is always running when power is applied to  $V_{BB}$  and  $V_{CC}$ , and the correct crystal select bits in the Real Time Mode Register have been set.

MFO (Output): The multi-function output can be used as a second interrupt output for interrupting the  $\mu P$ . This pin can also provide an output for the oscillator or the internal Timer 0. The MFO output can be programmed active high or low, open drain or push-pull. If in battery backed mode and a pull-up resistor is attached, it should be connected to a voltage no greater than  $V_{BB}$ . This pin is configured open drain during battery operation ( $V_{BB} > V_{CC}$ ).

INTR (Output): The interrupt output is used to interrupt the processor when a timing event or power fail has occurred and the respective interrupt has been enabled. The INTR output can be programmed active high or low, push-pull or open drain. If in battery backed mode and a pull-up resistor is attached, it should be connected to a voltage no greater than  $V_{BB}.$  This pin is configured open drain during battery operation ( $V_{BB} > V_{CC}$ ). The output is a DC voltage level. To clear the INTR, write a 1 to the appropriate bit(s) in the Main Status Register.

D0-D7 (Input/Output): These 8 bidirectional pins connect to the host  $\mu$ P's data bus and are used to read from and write to the TCP. When the PFAIL pin goes low and a write is not in progress, these pins are at TRI-STATE.

PFAIL (Input): In battery backed mode, this pin can have a digital signal applied to it via some external power detection logic. When  $\overline{\text{PFAIL}} = \text{logic 0}$  the TCP goes into a lockout mode, in a minimum of 30 μs or a maximum of 63 μs unless lockout delay is programmed. In the single power supply mode, this pin is not useable as an input and should be tied to V<sub>CC</sub>. Refer to section on Power Fail Functional Description

 $V_{BB}$  (Battery Power Pin): This pin is connected to a back-up power supply. This power supply is switched to the internal circuitry when the  $V_{CC}$  becomes lower than  $V_{BB}$ . Utilizing this pin eliminates the need for external logic to switch in and out the back-up power supply. If this feature is not to be


used then this pin must be tied to ground, the TCP programmed for single power supply only, and power applied to the  $V_{\rm CC}$  pin.

TCK, G1, G0, (Inputs), T1 (Output): TCK is the clock input to both timers when they have an external clock selected. In modes 0, 1, and 2, G0 and G1 are active low enable inputs for timers 0 and 1 respectively. In mode 3, G0 and G1 are positive edge triggers to the timers. T1 is dedicated to the timer 1 output. The T1 output can be programmed active high or low, push-pull or open drain. Timer 0 output is available through MFO pin if desired. If in battery backed mode and a pull-up resistor is attached to T1, it should be connected to a voltage no greater than VBB. The T1 pin is configured open drain during battery operation (VBB  $\,>\,$  VCC).

Vcc: This is the main system power pin.

GND: This is the common ground power pin for both  $V_{BB}$  and  $V_{CC}$  . In partial  $\sigma$ 

# **Connection Diagrams**




TL/F/8638-5

**Top View** 

Order Number DP8570AN See NS Package Number N28B

## Plastic Chip Carrier



TL/F/8638-6

**Top View** 

Order Number DP8570AV See NS Package Number V28A 2

## **Functional Description**

The DP8570A contains a fast access real time clock, two 10 MHz 16-bit timers, interrupt control logic, power fail detect logic, and CMOS RAM. All functions of the TCP are controlled by a set of nine registers. A simplified block diagram that shows the major functional blocks is given in *Figure 1*.

GND: This is the common ground power pin for both Vag

The blocks are described in the following sections:

- 1. Real Time Clock ad assituation 17 and duality 1 semili
- 2. Oscillator Prescaler
- 3. Interrupt Logic
- 4. Power Failure Logic
- 5. Additional Supply Management
- 6. Timers

The memory map of the TCP is shown in the memory addressing table. The memory map consists of two 31 byte pages with a main status register that is common to both pages. A control bit in the Main Status Register is used to select either page. Figure 2 shows the basic concept. Page 0 contains all the clock timer functions, while page 1 has scratch pad RAM. The control registers are split into two separate blocks to allow page 1 to be used entirely as scratch pad RAM. Again a control bit in the Main Status Register is used to select either control register block.

CS, RD, WR (Inputs): These pins interface to µP control

	Page Select = 0	DENS THE STREET STREET	
1F	RAM/TEST Register	All three pins are	Page Select = 1
18	RAM	D - le read - C	RAM
10	Months Time Save RAM	1E	RAM
10	Day of Month Time Save RAM	coltrolus vilo	RAM
85 1E	Hours Time Save RAM	bessence e1C t	RAM dw lester
12 1A	Minutes Time Save RAM	ilu ets detected.	at newood RAM'w beldes
as 19	Seconds Time Save RAM	es Al vo pins are	T MAS RAM TUO DE
as 18	Day of Week Compare RAM	prepare lessonant	RAM
35 17	Months Compare RAM	el sewod ness	RAM
23 16	Day of Month Compare RAM	ni sild toeles <sub>17</sub>	RAM DIES CO
22 15	Hours Compare RAM	16	RAM
15 14	Minutes Compare RAM	s an baeu eds	RAM
02 13	Seconds Compare RAM	14 Can	RAM
e: 12	Timer 1 MSB	avol an eleje 13	RAM
81 1	Timer 1 LSB	a bns ebon12	RAM I I I
10	Timer 0 MSB	diov s of beitt m	no ed burRAM Libertoni
ar OF	Timer 0 LSB	niero nego I10 Igi	mos ai niRAMITI aav a
at OE	Day of Week Clock Counter	OF	RAM BY
00	100's Julian Clock Counter	30 neurol the	RAM
00	Units Julian Clock Counter	100s occurred	RAM
OB	Years Clock Counter	PHIM SHI OC	RAM
1689 OA	Months Clock Counter	OB OB	RAM
09	Day of Month Clock Counter	OA	RAM
08	Hours Clock Counter	vietted prin 09 his	is continMAN open de
07	Minutes Clock Counter	3 v 80 ge level. To	OC) The MAR wis a DC
06	Seconds Clock Counter	of to the Main	RAM
05	1/100 Second Counter	06	RAM
	1 2 2 3/1	Ioennoo ani 05	RAM
	AI-18	bns mon bio4	RAM
ister Sele	ect = 0	egister Select = 1 03	RAM
rrupt Ro	uting Register 04 Interrupt	t Control Register 1 02	RAM
eriodic Fla	ag Register 03 Interrupt	Control Register 0 01	RAM
ner 1 Con	trol Register 02 Outpu	ut Mode Register	= louic 0 the TCP as
ner 0 Con	trol Register 01 Real Ti	me Mode Register	of 30 us or a maximu
	11 80	gle in w supply	ogrammed. In the sin
18 17 1		bey bluedo bra	
	8 9 3 =	Indional Deadh	
	00	Main Status Register	

FIGURE 2. DP8570A Internal Memory Map was a violage newood aid. T. violages newood qui

## INITIAL POWER-ON of BOTH VRR and VCC

 $V_{BB}$  and  $V_{CC}$  may be applied in any sequence. In order for the power fail circuitry to function correctly, whenever power is off, the  $V_{CC}$  pin must see a path to ground through a maximum of 1  $\mathrm{M}\Omega$ . The user should be aware that the control registers will contain random data. The first task to be carried out in an initialization routine is to start the oscillator by writing to the crystal select bits in the Real Time Mode Register. If the DP8570A is configured for single supply mode, an extra 50  $\mu\mathrm{A}$  may be consumed until the crystal select bits are programmed. The user should also ensure that the TCP is not in test mode (see register descriptions).

#### REAL TIME CLOCK FUNCTIONAL DESCRIPTION

As shown in Figure 2, the clock has 10 bytes of counters, which count from 1/100 of a second to years. Each counter counts in BCD and is synchronously clocked. The count sequence of the individual byte counters within the clock is shown later in Table VII. Note that the day of week, day of month, day of year, and month counters all roll over to 1. The hours counter in 12 hour mode rolls over to 1 and the AM/PM bit toggles when the hours rolls over to 12 (AM = 0, PM = 1). The AM/PM bit is bit D7 in the hours counter.

All other counters roll over to 0. Also note that the day of year counter is 12 bits long and occupies two addresses. Upon initial application of power the counters will contain random information.

### READING THE CLOCK: VALIDATED READ

Since clocking of the counter occurs asynchronously to reading of the counter, it is possible to read the counter while it is being incremented (rollover). This may result in an incorrect time reading. Thus to ensure a correct reading of the entire contents of the clock (or that part of interest), it must be read without a clock rollover occurring. In general this can be done by checking a rollover bit. On this chip the periodic interrupt status bits can serve this function. The following program steps can be used to accomplish this.

- 1. Initialize program for reading clock.
- 2. Dummy read of periodic status bit to clear it.
- 3. Read counter bytes and store. The telegraph autist mish
- 4. Read rollover bit, and test it? and lilw alid releipen seenT
- 5. If rollover occured go to 3. malA belden3 successmene
- 6. If no rollover, done.

To detect the rollover, individual periodic status bits can be polled. The periodic bit chosen should be equal to the highest frequency counter register to be read. That is if only SECONDS through HOURS counters are read, then the SECONDS periodic bit should be used.

#### READING THE CLOCK: INTERRUPT DRIVEN

Enabling the periodic interrupt mask bits cause interrupts just as the clock rolls over. Enabling the desired update rate and providing an interrupt service routine that executes in less than 10 ms enables clock reading without checking for a rollover.

# READING THE CLOCK: LATCHED READ

Another method to read the clock that does not require checking the rollover bit is to write a one into the Time

Save Enable bit (D7) of the Interrupt Routing Register, and then to write a zero. Writing a one into this bit will enable the clock contents to be duplicated in the Time Save RAM. Changing the bit from a one to a zero will freeze and store the contents of the clock in Time Save RAM. The time then can be read without concern for clock rollover, since internal logic takes care of synchronization of the clock. Because only the bits used by the clock counters will be latched, the Time Save RAM should be cleared prior to use to ensure that random data stored in the unused bits do not confuse the host microprocessor. This bit can also provide time save at power failure, see the Additional Supply Management Functions section. With the Time Save Enable bit at a logical 0, the Time Save RAM may be used as RAM if the latched read function is not necessary.

Functional Description (Continued)

# INITIALIZING AND WRITING TO THE MODE of the point of CALENDAR-CLOCK with a model of the old fluoride belieful.

Upon initial application of power to the TCP or when making time corrections, the time must be written into the clock. To correctly write the time to the counters, the clock would normally be stopped by writing the Start/Stop bit in the Real Time Mode Register to a zero. This stops the clock from counting and disables the carry circuitry. When initializing the clock's Real Time Mode Register, it is recommended that first the various mode bits be written while maintaining the Start/Stop bit reset, and then writing to the register a second time with the Start/Stop bit set.

The above method is useful when the entire clock is being corrected. If one location is being updated the clock need not be stopped since this will reset the prescaler, and time will be lost. An ideal example of this is correcting the hours for daylight savings time. To write to the clock "on the fly" the best method is to wait for the 1/100 of a second periodic interrupt. Then wait an additional 16  $\mu$ s, and then write the data to the clock.

# PRESCALER/OSCILLATOR FUNCTIONAL DESCRIPTION

Feeding the counter chain is a programmable prescaler which divides the crystal oscillator frequency to 32 kHz and further to 100 Hz for the counter chain (see *Figure 3*). The crystal frequency that can be selected are: 32 kHz, 32.768 kHz, 4.9152 MHz, and 4.194304 MHz.

Once 32 kHz is generated it feeds both timers and the clock. The clock and timer prescalers can be independently enabled by controlling the timer or clock Start/Stop bits.




FIGURE 3. Programmable Clock Prescaler Block

The oscillator is programmed via the Real Time Mode Register to operate at various frequencies. The crystal oscillator is designed to offer optimum performance at each frequency. Thus, at 32.768 kHz the oscillator is configured as a low frequency and low power oscillator. At the higher frequencies the oscillator inverter is reconfigured. In addition to the inverter, the oscillator feedback bias resistor is included on chip, as shown in *Figure 4*. The oscillator input may be driven from an external source if desired. Refer to test mode application note for details. The oscillator stability is enhanced through the use of an on chip regulated power supply.

The typical range of trimmer capacitor (as shown in Oscillator Circuit Diagram Figure 4, and in the typical application) at the oscillator input pin is suggested only to allow accurate tuning of the oscillator. This range is based on a typical printed circuit board layout and may have to be changed depending on the parasitic capacitance of the printed circuit board or fixture being used. In all cases, the load capacitance specified by the crystal manufacturer (nominal value 11 pF for the 32.768 crystal) is what determines proper oscillation. This load capacitance is the series combination of capacitance on each side of the crystal (with respect to ground).




FIGURE 4. Oscillator Circuit Diagram

A XTAL smit	Co	Ct	R <sub>OUT</sub> (Switched Internally)
32/32.768 kHz	47 pF	2 pF-22 pF	150 kΩ to 350 kΩ
4.194304 MHz	68 pF	0 pF-80 pF	$500\Omega$ to $900\Omega$
4.9152 MHz	68 pF	29 pF-49 pF	$500\Omega$ to $900\Omega$

## INTERRUPT LOGIC FUNCTIONAL DESCRIPTION

The TCP has the ability to coordinate processor timing activities. To enhance this, an interrupt structure has been implemented which enables several types of events to cause interrupts. Interrupts are controlled via two Control Registers in block 1 and two Status Registers in block 0. (See Register Description for notes on paging and also Figure 5 and Table I.)

The interrupts are enabled by writing a one to the appropriate bits in Interrupt Control Register 0 and/or 1. Any of the interrupts can be routed to either the INTR pin or the MFO pin, depending on how the Interrupt Routing register is programmed. This, for example, enables the user to dedicate the MFO as a non-maskable interrupt pin to the CPU for power failure detection and enable all other interrupts to appear on the INTR pin. The polarity for the active interrupt can be programmed in the Output Mode Register for either active high or low, and open drain or push pull outputs.

TABLE I. Registers that are Applicable to Interrupt Control

Register Name	Register Select	Page Select	Address
Main Status Register Periodic Flag Register	synch Opnous	al 60 00	8 03H
Interrupt Routing Register		elds I n	hetel mwork
Interrupt Control Register 0	nd menth o	of your, a	03H
Register 1	whent the the AM/PM		04H
Output Mode Register	1	0	.02H

The Interrupt Status Flag D0, in the Main Status Register, indicates the state of INTR and MFO outputs. It is set when either output becomes active and is cleared when all TCP interrupts have been cleared and no further interrupts are pending (i.e., both INTR and MFO are returned to their inactive state). This flag enables the TCP to be rapidly polled by the  $\mu\mathrm{P}$  to determine the source of an interrupt in a wired—OR interrupt system.

Note that the Interrupt Status Flag will only monitor the state of the MFO output if it has been configured as an interrupt output (see Output Mode Register description). This is true, regardless of the state of the Interrupt Routing Register. Thus the Interrupt Status Flag provides a true reflection of all conditions routed to the external pins.

Status for the interrupts are provided by the Main Status Register and the Periodic Flag Register. Bits D1-D5 of the Main Status Register are the main interrupt bits.

These register bits will be set when their associated timing events occur. Enabled Alarm or Timer interrupts that occur will set its Main Status Register bit to a one. However, an external interrupt will only be generated if the appropriate Alarm or Timer interrupt enable bits are set (see *Figure 5*).

Disabling the periodic bits will mask the Main Status Register periodic bit, but not the Periodic Flag Register bits. The Power Fail Interrupt bit is set when the interrupt is enabled and a power fail event has occurred, and is not reset until the power is restored. If all interrupt enable bits are 0 no interrupt will be asserted. However, status still can be read from the Main Status Register in a polled fashion (see Figure 5).

To clear a flag in bits D2-D5 of the Main Status Register a 1 must be written back into the bit location that is to be cleared. For the Periodic Flag Register reading the status will reset all the periodic flags.

Interrupts Fall Into Four Categories:

- 1. The Timer Interrupts: For description see Timer Section.
- The Alarm Compare Interrupt: Issued when the value in the time compared RAM equals the counter.
- 3. The Periodic Interrupts: These are issued at every increment of the specific clock counter signal. Thus, an interrupt is issued every minute, second, etc. Each of these interrupts occurs at the roll-over of the specific counter.
- 4. The Power Fail Interrupt: Issued upon recognition of a power fail condition by the internal sensing logic. The power failed condition is determined by the signal on the PFAIL pin. The internal power fail signal is gated with the chip select signal to ensure that the power fail interrupt does not lock the chip out during a read or write.

### **ALARM COMPARE INTERRUPT DESCRIPTON**

The alarm/time comparison interrupt is a special interrupt similar to an alarm clock wake up buzzer. This interrupt is generated when the clock time is equal to a value programmed into the alarm compare registers. Up to six bytes can be enabled to perform alarm time comparisons on the counter chain. These six bytes, or some subset thereof, would be loaded with the future time at which the interrupt will occur. Next, the appropriate bits in the Interrupt Control Register 1 are enabled or disabled (refer to detailed description of Interrupt Control Register 1). The TCP then compares these bytes with the clock time. When all the enabled compare registers equal the clock time an alarm interrupt is issued, but only if the alarm compare interrupt is enabled can the interrupt be generated externally. Each alarm compare bit in the Control Register will enable a specific byte for comparison to the clock. Disabling a compare byte is the same as setting its associated counter comparator to an "always equal" state. For example, to generate an interrupt at 3:15 AM of every day, load the hours compare with 0 3 (BCD), the minutes compare with 1 5 (BCD) and the faster counters with 0 0 (BCD), and then disable all other compare registers. So every day when the time rolls over from 3:14:59.99, an interrupt is issued. This bit may be reset by writing a one to bit D3 in the Main Status Register at any time after the alarm has been generated.

If time comparison for an individual byte counter is disabled, that corresponding RAM location can then be used as general purpose storage.

### PERIODIC INTERRUPTS DESCRIPTION

The Periodic Flag Register contains six flags which are set by real-time generated "ticks" at various time intervals, see Figure 5. These flags constantly sense the periodic signals and may be used whether or not interrupts are enabled. These flags are cleared by any read or write operation performed on this register. To generate periodic interrupts at the desired rate, the associated Periodic Interrupt Enable bit in Interrupt Control Register 0 must be set. Any combination of periodic interrupts may be enabled to operate simultaneously. Enabled periodic interrupts will now affect the Periodic Interrupt Flag in the Main Status Register. The Periodic Route bit in the Interrupt Routing Register is used to route the periodic interrupt events to either the INTR output or the MFO output.

When a periodic event occurs, the Periodic Interrupt Flag in the Main Status Register is set, causing an interrupt to be generated. The  $\mu P$  clears both flag and interrupt by writing a "1" to the Periodic Interrupt Flag. The individual flags in the periodic Interrupt Flag Register do not require clearing to cancel the interrupt.

If all periodic interrupts are disabled and a periodic interrupt is left pending (i.e., the Periodic Interrupt Flag is still set), the Periodic Interrupt Flag will still be required to be cleared to cancel the pending interrupt.

### **POWER FAIL INTERRUPTS DESCRIPTION**


The Power Fail Status Flag in the Main Status Register monitors the state of the internal power fail signal. This flag may be interrogated by the  $\mu$ P, but it cannot be cleared; it is cleared automatically by the TCP when system power is restored. To generate an interrupt when the power fails, the Power Fail Interrupt Enable bit in Interrupt Control Register 1 is set.

The Power Fail Route bit determines which output the interrupt will appear on. Although this interrupt may not be cleared, it may be masked by clearing the Power Fail Interrupt Enable bit.


# POWER FAILURE CIRCUITRY FUNCTIONAL DESCRIPTION

Since the clock must be operated from a battery when the main system supply has been turned off, the DP8570A provides circuitry to simplify design in battery backed systems. This circuitry switches over to the back up supply, and isolates the DP8570A from the host system. *Figure 6* shows a simplified block diagram of this circuitry, which consists of three major sections; 1) power loss logic: 2) battery switch over logic: and 3) isolation logic.

Detection of power loss occurs when PFAIL is low. Debounce logic provides a 30  $\mu s$ –63  $\mu s$  debounce time, which will prevent noise on the PFAIL pin from being interpreted as a system failure. After 30  $\mu s$ –63  $\mu s$  the debounce logic times out and a signal is generated indicating that system power is marginal and is failing. The Power Fail Interrupt will then be generated.







stool to the O sent of the FIGURE 6. System-Battery Switchover (Upper Left), Power Fail about be and of the lugal and bas notes ago to about and gu fe and Lock-Out Circuits (Lower Right)

The user may choose to have this power failed signal lockout the TCP's data bus within 30 µs min/63 µs max or to delay the lock-out to enable µP access after power failure is detected. This delay is enabled by setting the delay enable bit in the Routing Register. Also, if the lock-out delay was not enabled the TCP will disconnect itself from the bus within 30 us min -> 63 us max. If chip select is low when a power failure is detected, a safety circuit will ensure that if a read or write is held active continuously for greater than 30 µs after the power fail signal is asserted, the lock-out will be forced. If a lock-out delay is enabled, the DP8570A will remain active for 480 us after power fail is detected. This will enable the µP to perform last minute bookkeeping before total system collapse. When the host CPU is finished accessing the TCP it may force the bus lock-out before 480 µs has elapsed by resetting the delay enable bit.

The battery switch over circuitry is completely independent of the PFAIL pin. A separate circuit compares VCC to the V<sub>BB</sub> voltage. As the main supply fails, the TCP will continue to operate from the V<sub>CC</sub> pin until V<sub>CC</sub> falls below the V<sub>BB</sub> voltage. At this time, the battery supply is switched in, V<sub>CC</sub> is disconnected, and the device is now in the standby mode. If indeterminate operation of the battery switch over circuit is to be avoided, then the voltage at the V<sub>CC</sub> pin must not be allowed to equal the voltage at the VBB pin.

After the generation of a lock-out signal, and eventual switch in of the battery supply, the pins of the TCP will be configured as shown in Table II. Outputs that have a pull-up resistor should be connected to a voltage no greater than VBB.

TABLE II. Pin Isolation during a Power Failure

bound now removed the color of	PFAIL = Logic 0	Standby Mode V <sub>BB</sub> > V <sub>CC</sub>
CS, RD, WR	Locked Out	Locked Out
A0-A4	Locked Out	Locked Out
D0-D7	Locked Out	Locked Out
Oscillator	Not Isolated	Not Isolated
TCK, G0, G1	Not Isolated	Locked Out
PFAIL	Not Isolated	Not Isolated
INTR, MFO T1	Not Isolated	Open Drain

The Timer and Interrupt Power Fail Operation bits in the Real-Time Mode Register determine whether or not the timers and interrupts will continue to function after a power fail event.

As power returns to the system, the battery switch over circuit will switch back to V<sub>CC</sub> power as soon as it becomes greater than the battery voltage. The chip will remain in the locked out state as long as PFAIL = 0. When PFAIL = 1

the chip is unlocked, but only after another 30  $\mu s$  min  $\rightarrow$  63  $\mu s$  max debounce time. The system designer must ensure that his system is stable when power has returned.

The power fail circuitry contains active linear circuitry that draws supply current from  $V_{CC}.$  In some cases this may be undesirable, so this circuit can be disabled by masking the power fail interrupt. The power fail input can perform all lock-out functions previously mentioned, except that no external interrupt will be issued. Note that the linear power fail circuitry is switched off automatically when using  $V_{BB}$  in standby mode.

# LOW BATTERY, INITIAL POWER ON DETECT, AND POWER FAIL TIME SAVE

There are three other functions provided on the DP8570A to ease power supply control. These are an initial Power On detect circuit, which also can be used as a time keeping failure detect, a low battery detect circuit, and a time save on power failure.

On initial power up the Oscillator Fail Flag will be set to a one and the real time clock start bit reset to a zero. This indicates that an oscillator fail event has occurred, and time keeping has failed.

The Oscillator Fail flag will not be reset until the real-time clock is started. This allows the system to discriminate between an initial power-up and recovery from a power failure. If the battery backed mode is selected, then bit D6 of the Periodic Flag Register must be written low. This will not affect the contents of the Oscillator Fail Flag.

Another status bit is the low battery detect. This bit is set only when the clock is operating under the  $V_{\rm CC}$  pin, and when the battery voltage is determined to be less than 2.1V (typical). When the power fail interrupt enable bit is low, it disables the power fail circuit and will also shut off the low battery voltage detection circuit as well.

To relieve CPU overhead for saving time upon power failure, the Time Save Enable bit is provided to do this automatically. (See also Reading the Clock: Latched Read.) The Time Save Enable bit, when set, causes the Time Save RAM to follow the contents of the clock. This bit can be reset by software, but if set before a power failure occurs, it will automatically be reset when the clock switches to the battery supply (not when a power failure is detected by the PFAIL pin). Thus, writing a one to the Time Save bit enables both a software write or power fail write.

### SINGLE POWER SUPPLY APPLICATIONS

The DP8570A can be used in a single power supply application. To achieve this, the  $V_{BB}$  pin must be connected to ground, and the power connected to  $V_{CC}$  and  $\overline{PFAIL}$  pins. The Oscillator Failed/Single Supply bit in the Periodic Flag Register should be set to a logic 1, which will disable the oscillator battery reference circuit. The power fail interrupt should also be disabled. This will turn off the linear power fail detection circuits, and will eliminate any quiescent power drawn through these circuits. Until the crystal select bits are initialized, the DP8570A may consume about 50  $\mu A$  due to arbitrary oscillator selection at power on.

(This extra 50  $\mu$ A is not consumed if the battery backed mode is selected).

### TIMER FUNCTIONAL DESCRIPTION

The DP8570A contains 2 independent multi-mode timers. Each timer is composed of a 16-bit negative edge triggered binary down counter and associated control. The operation is similar to existing  $\mu$ P peripheral timers except that several features have been enhanced. The timers can operate in four modes, and in addition, the input clock frequency can be selected from a prescaler over a wide range of frequencies. Furthermore, these timers are capable of generating interrupts as well as hardware output signals, and both the interrupt and timer outputs are fully programmable active high, or low, open drain, or push-pull.

Functional Description (Continued)

Figure 7 shows the functional block diagram of one of the timers. The timer consists of a 16-bit counter, two 8-bit input registers, two 8-bit output registers, clock prescaler, mode control logic, and output control logic. The timer and the data registers are organized as two bytes for each timer. Under normal operations a read/write to the timer locations will read or write to the data input register. The timer contents can be read by setting the counter Read bit (RD) in the timer control register.

## TIMER INITIALIZATION

The timer's operation is controlled by a set of registers, as listed in Table III. These consist of 2 data input registers and one control register per timer. The data input registers contain the timers count down value. The Timer Control Register is used to set up the mode of operation and the input clock rate. The timer related interrupts can be controlled by programming the Interrupt Routing Register and Interrupt Control Register 0. The timer outputs are configured by the Output Mode Register.

TABLE III. Timer Associated Registers

ned Register Name and visit to the little of	Register Select	Page Select	Address
Timer 0 Data MSB	d acxie co	te io he	W 10H
Timer 0 Data LSB	er fail xignal	me gow	OFH
	out of lay is	O	
Timer 1 Data MSB	X X	0	12H
Timer 1 Data LSB	X	0	11H
Timer 1 Control Register	0 1	no O orti	02H
Interrupt Routing Register			and 04H)84
Interrupt Control Reg. 0			03H
Output Mode Register			

All these registers must be initialized prior to starting the timer(s). The Timer Control Register should first be set to select the timer mode with the timer start/stop bit reset. Then when the timer is to be started the control register should be rewritten identically but with the start/stop bit set.

## TIMER OPERATION V will be egisted with laupe of bewells

Each timer is capable of operation in one of four modes. As mentioned, these modes are programmed in each timer's Control Register which is described later. All four modes operate in a similar manner. They operate on the two 8-bit data words stored into the Data Input Register. At the beginning of a counting cycle the 2 bytes are loaded into the timer and the timer commences counting down towards zero. The exact action taken when zero is reached depends on the mode selected, but in general, the timer output will change state, and an interrupt will be generated if the timer interrupts are unmasked.

## INPUT CLOCK SELECTION If ent to being should end not

The input frequency to the timers may be selected. Each timer has a prescaler that gives a wide selection of clocking rates. In addition, the DP8570A has a single external clock input pin that can be selected for either of the timers. Table IV shows the range of programmable clocks available and the corresponding setting in the Timer Control Register.

TABLE IV. Programmable Timer Input Clocks

C2	C1	C0	Selected Clock
one Onde	who never	hate Omen	External es beleans
nino 0 o s	ger0rate	nt hetu er	Crystal Oscillator
0	1	0	(Crystal Oscillator)/4
0	1	1	93.5 μs (10.7 kHz)
1	0 8	EMBOIATE	1 ms (1 kHz) 3 13 3001
are wave	0 000	ointil ni tr	10 ms (100 Hz)
over tone	ne ti Intun	- 0	1/10 Second (10 Hz)
humiltoni	aut Ami b	short oute	1 Second (1 Hz)

Note that the second and third selections are not fixed frequencies, but depend on the crystal oscillator frequency chosen.

Since the input clock frequencies are usually running asynchronously to the timer Start/Stop control bit, a 1 clock cycle error may result. This error results when the Start/Stop occurs just after the clock edge (max error). To minimize this error on all clocks an independent prescaler is used for each timer and is designed so that its Start/Stop error is less than 1 clock cycle.

The count hold/gate bit in the Timer Control Register and the external enable pins, G0/G1, can be used to suspend the timer operation in modes 0, 1, and 2 (in mode 3 it is the trigger input). The external pin and the register bit are OR'ed

together, so that when either is high the timers are suspended. Suspending the timer causes the same synchronization error that starting the timer does. The range of errors is specified in Table V. 1997 2000 Jugan and Jugan an

**TABLE V. Maximum Synchronization Errors** 

Clock Selected	Pulse Width arorack Period X N
bar External Luco oraș e	+ Ext. Clock Period
	+ 1 Crystal Clock Period
Crystal/4	+ 1 Crystal Clock Period
10.7 kHz	
1 kHz	+ 32 μs
100 Hz	
10 Hz	+32 µs
e temporarily sigHitndeo	Ver+32 us do nwob triudo enT

## MODES OF OPERATION In the timer register high NOTATION.

Bits M0 and M1 in the Timer Control Registers are used to specify the modes of operation. The mode selection is described in Table VI.

TABLE VI. Programmable Timer Modes of Operation

beM1ns	MO s	d cale neo Function co evid en	Modes
0	0	Single Pulse Generator	Mode 0
0	1	Rate Generator, Pulse Output	Mode 1
1	0	Square Wave Output	Mode 2
nulluo	erate c	Retriggerable One Shot	Mode 3

### MODE 0: SINGLE PULSE GENERATOR of befrate at remit

When the timer is in this mode the output will be initially low if the Timer Start/Stop bit is low (stopped). When this mode is initiated the timer output will go high on the next falling edge of the prescaler's input clock, the contents




FIGURE 7. DP8570A Timer Block Diagram

of the input data registers are loaded into the timer. The output will stay high until the counter reaches zero. At zero the output is reset. The result is an output pulse whose duration is equal to the input clock period times the count value (N) loaded into the input data register. This is shown in Figure 8.

Pulse Width = Clock Period × N

An interrupt is generated when the zero count is reached. This can be used for one-time interrupts that are set to occur a certain amount of time in the future. In this mode the Timer Start/Stop bit (TSS) is automatically reset upon zero detection. This removes the need to reset TSS before starting another operation.

The count down operation may be temporarily suspended either under software control by setting the Count Hold/ Gate bit in the timer register high, or in hardware by setting the G0 or G1 pin high.

The above discussion assumes that the timer outputs were programmed to be non-inverting outputs (active high). If the polarity of the output waveform is wrong for the application the polarity can be reversed by configuring the Output Mode Register. The drive configuration can also be programmed to be push pull or open drain.

### **MODE 1: RATE GENERATOR**

When operating in this mode the timer will operate continuously. Before the timer is started its output is low. When the timer is started the input data register contents are loaded into the counter on the negative clock edge and the output is set high (again assuming the Output Mode Register is programmed active high). The timer will then count down to zero. Once the zero count is reached the output goes low for one clock period of the timer clock. Then on the next clock the counter is reloaded automatically and the countdown repeats itself. The output, shown in Figure 9, is a waveform whose pulse width and period is determined by N, the input register value, and the input clock period:

Period = (N + 1) (Clock Period)

Pulse Width = Clock Period | mpniles palanogeanos en

The G0 or G1 pin and the count hold/gate bit can be used to suspend the appropriate timer countdown when either is high. Again, the output polarity is controllable as in mode 0. If enabled, an interrupt is generated whenever the zero count is reached. This can be used to generate a periodic interrupt.


### **MODE 2: SQUARE WAVE GENERATOR**

This mode is also cyclic but in this case a square wave rather than a pulse is generated. The output square wave period is determined by the value loaded into the timer input register. This period and the duty cycle are:

Period = 2(N + 1) (Clock Period) Duty Cycle = 0.5

When the timer is stopped the output will be low, and when the Start/Stop bit is set high the timer's counter will be loaded on the next clock falling transition and the output will be set high.

The output will be toggled after the zero count is detected and the counter will then be reloaded, and the cycle will continue. Thus, every N + 1 counts the output gets toggled. as shown in Figure 10. Like the other modes the timer operation can be suspended either by software setting the count hold/gate bit (CHG) in the Timer Control Register or by using the gate pins. An interrupt will be generated every falling edge of the timer output, if enabled.






FIGURE 10. Timing Waveforms for Timer Mode 2
(Timer Output Programmed Active High)

## **MODE 3: RETRIGGERABLE ONE SHOT**

This mode is different from the previous three modes in that this is the only mode which uses the external gate to trigger the output. Once the timer Start/Stop bit is set the output stays inactive, and nothing happens until a positive transition is received on the G1 or G0 pins, or the Count Hold/ Gate (CHG) bit is set in the timer control register. When a transition ocurs the one shot output is set active immediately; the counter is loaded with the value in the input register on the next transition of the input clock and the countdown begins. If a retrigger occurs, regardless of the current counter value, the counters will be reloaded with the value in the input register and the counter will be restarted without changing the output state. See Figure 11. A trigger count can occur at any time during the count cycle and can be a hardware or software signal (G0, G1 or CHG). In this mode the timer will output a single pulse whose width is determined by the value in the input data register (N) and the input clock period. In to each alrevere sint it sipol = mig

Pulse Width = Clock Period × N s ni relaige ent pulses

Before entering mode 3, if a spurious edge has occurred on G0/G1 or the CHG bit is set to logic 1, then a pulse will appear at MFO or T1 or INTR output pin when the timer is started. To ensure this does not happen, do the following steps before entering mode 3: Configure the timer for mode 0, load a count of zero, then start the timer.

The timer will generate an interrupt only when it reaches a count of zero. This timer mode is useful for continuous "watch dog" timing, line frequency power failure detection, etc.

## **READING THE TIMERS**

National has discovered that some users may encounter unacceptable error rates for their applications when reading the timers on the fly asynchronously. When doing asynchronous reads of the timers, an error may occur. The error is that a successive read may be larger than the previous

read. Experimental results indicate that the typical error rate is approximately one per 29,000 under the following conditions:

Timer clock frequency of 5 MHz.

Computer: 386/33 MHz PC/AT

Program: Microsoft "C" 6.0, reading and saving timer contents in a continuous loop.

Those users who find the error rate unacceptable may reduce the problem effectively to zero by employing a hardware work-around that synchronizes the writing of the read bit to the timer control register with respect to the decrementing clock. Refer to *Figure 1* in Appendix A, for a suggested hardware work-around.

A software work-around can reduce the errors but not as substantial as a hardware work-around. Software work-arounds are based on observations that the read following a bad read appeared to be valid.

This problem concerns statistical probability and is similar to metastability issues. For more information on metastability, refer to 1991 IEEE transactions on Custom Integrated Circuits Conference, paper by T.J. Gabara of AT&T Bell Laboratories, page 29.4.1.

Normally reading the timer data register addresses, 0FH and 10H for Timer 0 and 11H and 12H for Timer 1 will result in reading the input data register which contains the preset value for the timers.

To read the contents of a timer, the  $\mu P$  first sets the timer read bit in the appropriate Timer Control Register high. This will cause the counters contents to be latched to 2-bit–8-bit output registers, and will enable these registers to be read if the  $\mu P$  reads the timers input data register addresses. On reading the LSB byte the timer read bit is internally reset and subsequent reads of the timer locations will return the input register values.

## **DETAILED REGISTER DESCRIPTION**

There are 5 external address bits: Thus, the host microprocessor has access to 32 locations at one time. An internal switching scheme provides a total of 67 locations.

This complete address space is organized into two pages. Page 0 contains two blocks of control registers, timers, real time clock counters, and special purpose RAM, while page 1 contains general purpose RAM. Using two blocks enables the 9 control registers to be mapped into 5 locations. The only register that does not get switched is the Main Status Register. It contains the page select bit and the register select bit as well as status information.

A memory map is shown in *Figure 2* and register addressing in Table VII. They show the name, address and page locations for the DP8570A.




FIGURE 11. Timing Waveforms for Timer Mode 3, Output Programmed Active High

TABLE VII. Register/Counter/RAM Addressing for DP8570A


A0-4	PS (Note 1)	RS (Note 2)	Descr	ription Hoole remit
CON	TROL REC	SISTERS	3 MHz PO/AT	Computer 386/3
00	X	X	Main Status Register	Program: Micros
01	0	0	Timer 0 Control Regis	ster
02	9000	uno coc	Timer 1 Control Regis	ster see see see 1
03	0.00	me 0 d d	Periodic Flag Registe	duce the problem
04	0 0	0	Interrupt Routing Reg	gister managed a see
01	000	retpec	Real Time Mode Reg	ister
02	10 0A X	Applend	Output Mode Registe	
03	0	1	Interrupt Control Reg	
04	0	1	Interrupt Control Reg	ister 1
COU	NTERS (C	LOCK CA	LENDAR)	s as Islinatedus
05	0 80	X	1/100, 1/10 Seconds	s (0-99)
06	0	X	Seconds	(0-59)
07	0	X	Minutes	(0-59)
08	0	X	Hours	(1-12, 0-23)
09	0	X	Days of	
	Inst Tail	A lower	Month	(1-28/29/30/31)
OA	0	X	Months	(1-12)
0B	0	X	Years	(0-99)
0C	0	X	Julian Date (LSB)	(0-99) (Note 3)
OD	0	X	Decrease and the second	(0-3)
0E	0	ine X do		(1-7)
A Company	R DATA F		CAT SCHOOL A SA SEC	on read the conte
0F	0	X	Timer 0 LSB	
10	0	X	Timer 0 MSB	
12	0 0 0	X	Timer 1 LSB Timer 1 MSB	
C 1 102	20000000	SISTERIOR	Timer 1 MSB	oru ebser Hu ori
3001	COMPAR	01 7101 1	cor ternil orli olyg	- 851 orti galbab
13	Jen O W	X	Sec Compare RAM	(0-59)
14	0	X	Min Compare RAM	(0-59)
15	0	X	Hours Compare	// a a aa
10		V	RAM	(1-12, 0-23)
16	point teo	erX su	DOM Compare RAM	(4 00/00/00/04
17	0 0	nij ejio i	Months Compare	(1-28/29/30/31)
17	.enoil	S7X loca	RAM	(1-12)
18	owo oth	X	DOW Compare RAM	(1-7)
TIME	SAVE RA	M	aurioo to ablocid ov	d aniemos o ega
19	O	X	Seconds Time Save I	PAM
1A	0	X	Minutes Time Save R	
1B	0	X	Hours Time Save RA	
1C	0	×	Day of Month Time S	
1D	0	×	Months Time Save R	
1E	0	11	RAM	ETHW ES 10 TOOLS
1F	ter odd	and regis		el osmi vnomem A
21284	DEG BOY	220100	RAM/Test Mode Reg	district the sale fact of
1-1F	1	X	2nd Page General Pu	rnone DAM

Note 1: PS—Page Select (Bit D7 of Main Status Register)

Note 2: RS—Register Select (Bit D6 of Main Status Register)

Note 3: The LSB counters count 0-99 until the hundreds of days counter reaches 3. Then the LSB counters count to 65 or 66 (if a leap year). The rollover is from 365/366 to 1.

## MAIN STATUS REGISTER




The Main Status Register is always located at address 0 regardless of the register block or the page selected.

**D0:** This read only bit is a general interrupt status bit that is taken directly from the interrupt pins. The bit is a one when an interrupt is pending on either the INTR pin or the MFO pin (when configured as an interrupt). This is unlike D3–D5 which can be set by an internal event but may not cause an interrupt. This bit is reset when the interrupt status bits in the Main Status Register are cleared.

D1-D5: These five bits of the Main Status Register are the main interrupt status bits. Any bit may be a one when any of the interrupts are pending. Once an interrupt is asserted the  $\mu P$  will read this register to determine the cause. These interrupt status bits are not reset when read. Except for D1, to reset an interrupt a one is written back to the corresponding bit that is being tested. D1 is reset whenever the  $\overline{PFAIL}$  pin = logic 1. This prevents loss of interrupt status when reading the register in a polled mode. D1, D3-D5 are set regardless of whether these interrupts are masked or not by bits D6 and D7 of Interrupt Control Registers 0 and 1.

D6 and D7: These bits are Read/Write bits that control which register block or RAM page is to be selected. Bit D6 controls the register block to be accessed (see memory map). The memory map of the clock is further divided into two memory pages. One page is the registers, clock and timers, and the second page contains 31 bytes of general purpose RAM. The page selection is determined by bit D7.



These registers control the operation of the timers. Each timer has its own register.

**D0:** This bit will Start (1) or Stop (0) the timer. When the timer is stopped the timer's prescaler and counter are reset, and the timer will restart from the beginning when started again. In mode 0 on time out the TSS bit is internally reset.


D1 and D2: These control the count mode of the timers. See Table VI.

D3-D5: These bits control which clock signal is applied to the timer's counter input. There is one external clock input pin (TCK) and either (or both) timer(s) can be selected to run off this pin: refer to Table IV for details.

D6: This is the read bit. If a one is written into this location it will cause the contents of the timer to be latched into a holding register, which can be read by the  $\mu P$  at any time. Reading the least significant byte of the timer will reset the RD bit. The timer read cycle can be aborted by writing RD to zero.

D7: The CHG bit has two mode dependent functions. In modes 0 through 2 writing a one to this bit will suspend the timer operation (without resetting the timer prescaler). However, in mode 3 this bit is used to trigger or re-trigger the count sequence as with the gate pins. If retriggering is desired using the CHG bit, it is not necessary to write a zero to this location prior to the re-trigger. The action of further writing a one to this bit will re-trigger the count.

## PERIODIC FLAG REGISTER



The Periodic Flag Register has the same bit for bit correspondence as Interrupt Control Register 0 except for D6 and D7. For normal operation (i.e., not a single supply application) this register must be written to on initial power up or after an oscillator fail event. D0–D5 are read only bits, D6 and D7 are read/write.

**D0-D5:** These bits are set by the real time rollover events: (Time Change = 1). The bits are reset when the register is read and can be used as selective data change flags.

D6: This bit performs a dual function. When this bit is read, a one indicates that an oscillator failure has occurred and the time information may have been lost. Some of the ways an oscillator failure may be caused are: failure of the crystal; shorting OSC IN or OSC OUT to GND or V<sub>CC</sub>; removal of crystal; removal of battery when in the battery backed mode (when a '0' is written to D6); lowering the voltage at the V<sub>BB</sub> pin to a value less than 2.2V when in the battery backed mode. Bit D6 is automatically set to 1 on initial power-up or an oscillator fail event. The oscillator fail flag is reset by writing a one to the clock start/stop bit in the Real Time Mode Register, with the crystal oscillating.


When D6 is written to, it defines whether the TCP is being used in battery backed (normal) or in a single supply mode application. When set to a one this bit configures the TCP for single power supply applications. This bit is automatically set on initial power-up or an oscillator fail event. When set, D6 disables the oscillator reference circuit. The result is that the oscillator reference d to  $V_{\rm CC}$ . When a zero is written to D6 the oscillator reference is enabled, thus the oscillator is referenced to  $V_{\rm BB}$ . This allows operation in standard battery standby applications.

At initial power on, if the DP8570A is going to be programmed for battery backed mode, the  $V_{BB}$  pin should be connected to a potential in the range of 2.2V to  $V_{CC} = 0.4V$ 

For single supply mode operation, the  $V_{BB}$  pin should be connected to GND and the  $\overline{PFAIL}$  pin connected to  $V_{CC}$ .

D7: Writing a one to this bit enables the test mode register at location 1F (see Table VII). This bit should be forced to zero during initialization for normal operation. If the test mode has been entered, clear the test mode register before leaving test mode. (See separate test mode application note for further details.)

## INTERRUPT ROUTING REGISTER



D0-D4: The lower 5 bits of this register are associated with the main interrupt sources created by this chip. The purpose of this register is to route the interrupts to either the MFO (multi-function pin), or to the main interrupt pin. When any bit is set the associated interrupt signal will be sent to the MFO pin, and when zero it will be sent to the INTR pin.

2

D5: The Delay Enable bit is used when a power fail occurs.


If this bit is set, a 480  $\mu$ s delay is generated internally before the  $\mu$ P interface is locked out. This will enable the  $\mu$ P to access the registers for up to 480  $\mu$ s after it receives a power fail interrupt. After a power failure is detected but prior to the 480  $\mu$ s delay timing out, the host  $\mu$ P may force immediate lock out by resetting the Delay Enable bit. Note if this bit is a 0 when power fails then after a delay of 30  $\mu$ s min/63  $\mu$ s max the  $\mu$ P cannot read the chip.

D6: This read only bit is set and reset by the voltage at the  $V_{BB}$  pin. It can be used by the  $\mu P$  to determine whether the battery voltage at the  $V_{BB}$  pin is getting too low. A comparator monitors the battery and when the voltage is lower than 2.1V (typical) this bit is set. The power fail interrupt must be enabled to check for a low battery voltage.

D7: Time Save Enable bit controls the loading of real-time-clock data into the Time Save RAM. When a one is written to this bit the Time Save RAM will follow the corresponding clock registers, and when a zero is written to this bit the time in the Time Save RAM is frozen. This eliminates any synchronization problems when reading the clock, thus negating the need to check for a counter rollover during a read cycle.

This bit must be set to a one prior to power failing to enable the Time Save feature. When the power fails this bit is automatically reset and the time is saved in the Time Save RAM.

### REAL TIME MODE REGISTER



D0-D1: These are the leap year counter bits. These bits are written to set the number of years from the previous leap year. The leap year counter increments on December 31st and it internally enables the February 29th counter state. This method of setting the leap year allows leap year to occur whenever the user wishes to, thus providing flexibility in implementing Japanese leap year function.

Estronias See Seedan	LY0	Leap Year Counter
1-888 OT LIT	0	Leap Year Current Year
0	a a 1 total no	Leap Year Last Year
The of	0	Leap Year 2 Years Ago
officer tine MEC	o ot starmet	Leap Year 3 Years Ago

**D2:** The count mode for the hours counter can be set to either 24 hour mode or 12 hour mode with AM/PM indicator. A one will place the clock in 12 hour mode.

D3: This bit is the master Start/Stop bit for the clock. When a one is written to this bit the real time counter's prescaler and counter chain are enabled. When this bit is reset to zero the contents of the real time counter is stopped and the prescaler is cleared. When the TCP is initially powered up this bit will be held at a logic 0 until the oscillator starts functioning correctly after which this bit may be modified. If an oscillator fail event occurs, this bit will be reset to logic 0.

**D4:** This bit controls the operation of the interrupt output in standby mode. If set to a one it allows Alarm, Periodic, and Power Fail interrupts to be functional in standby mode. Timer interrupts will also be functional provided that bit D5 is also set. Note that the MFO and INTR pins are configured as open drain in standby mode.

If bit D4 is set to a zero then interrupt control register 0 and bits D6 and D7 of interrupt control register 1 will be reset when the TCP enters the standby mode ( $V_{BB} > V_{CC}$ ). They will have to be re-configured when system ( $V_{CC}$ ) power is restored.

**D5:** This bit controls the operation of the timers in standby mode. If set to a one the timers will continue to function when the TCP is in standby mode. The input pins TCK, G0, G1 are locked out in standby mode, and cannot be used.


Therefore external control of the timers is not possible in standby mode. Note also that MFO and T1 pins are automatically reconfigured open drain during standby.

**D6 and D7:** These two bits select the crystal clock frequency as per the following table:

	XT1	хто	Crystal Frequency
210	0	0	32.768 kHz
	0	1	4.194304 MHz
123	1	0	4.9152 MHz
12 12	1 10 100	ania ote	32.000 kHz

All bits are Read/Write, and any mode written into this register can be determined by reading the register. On initial power up these bits are random.

## OUTPUT MODE REGISTER RETEINER DALIS SIGNIFIES



et-8686/1/17 rieg register has the same bit for bit correspondance as Interrupt Control Register 0 except for D6

> iner an oscillator rail event and D7 are read/write.

## Functional Description (Continued) A Mark Resemble A 1919 Figure 1 and 101/1100

D0: This bit, when set to a one makes the T1 (timer 1) output pin active high, and when set to a zero, it makes this pin active low.

D1: This bit controls whether the T1 pin is an open drain or push-pull output. A one indicates push pull.

D2: This bit, when set to a one makes the INTR output pin active high, and when set to a zero, it makes this pin active low.

D3: This bit controls whether the INTR pin is an open drain or push-pull output. A one indicates push-pull.


D4: This bit, when set to a one makes the MFO output pin active high, and when set to a zero, it makes this pin active low.

D5: This bit controls whether the MFO pin is an open drain or push-pull output. A one indicates push-pull.

**D6 and D7:** These bits are used to program the signal appearing at the MFO output, as follows:

D7 D6		MFO Output Signal
0	0	2nd Interrupt
0	1	Timer 0 Waveform
1	X	Buffered Crystal Oscillator

## INTERRUPT CONTROL REGISTER 0




If battery backed mode is selected and the DP8570A is in standby ( $V_{BB} > V_{CC}$ ), then all bits are controlled by D4 of the Real Time Mode Register.

D0-D5: These bits are used to enable one of the selected periodic interrupts by writing a one into the appropriate bit. These interrupts are issued at the rollover of the clock. For example, the minutes interrupt will be issued whenever the minutes counter increments. In all likelihood the interrupt will be enabled asynchronously with the real time change. Therefore, the very first interrupt will occur in less than the

periodic time chosen, but after the first interrupt all subsequent interrupts will be spaced correctly. These interrupts are useful when minute, second, real time reading, or task switching is required. When all six bits are written to a 0 this disables periodic interrupts from the Main Status Register and the interrupt pin.

**D6 and D7:** These are individual timer enable bits. A one written to these bits enable the timers to generate interrupts to the  $\mu$ P.

### INTERRUPT CONTROL REGISTER 1



D0-D5: Each of these bits are enable bits which will enable a comparison between an individual clock counter and its associated compare RAM. If any bit is a zero then that clock-RAM comparator is set to the "always equal" state and the associated TIME COMPARE RAM byte can be used as general purpose RAM. However, to ensure that an alarm interrupt is not generated at bit D3 of the Main Status Register, all bits must be written to a logic zero.

**D6:** In order to generate an external alarm compare interrupt to the  $\mu P$  from bit D3 of the Main Status Register, this bit must be written to a logic 1. If battery backed mode is selected and the DP8570A is in standby (V<sub>BB</sub> > V<sub>CC</sub>), then this bit is controlled by D4 of the Real Time Mode Register.

D7: The MSB of this register is the enable bit for the Power Fail Interrupt. When this bit is set to a one an interrupt will be generated to the  $\mu P$  when  $\overline{PFAIL}=0$ . If battery backed mode is selected and the DP8570A is in standby (VBB  $^2$  VCC), then this bit is controlled by D4 of the Real Time Mode Register.

This bit also enables the low battery detection analog circuitry.

If the user wishes to mask the power fail interrupt, but utilize the analog circuitry, this bit should be enabled, and the Routing Register can be used to route the interrupt to the MFO pin. The MFO pin can then be left open or configured as the Timer 0 or buffered oscillator output.

	TROL REGIS	Timer 0 Interrupt		Periodic Interrupt	Power Fail Interrupt	Status nor	2. Set/reset by voltage at PFAIL pin.
ol Register PS	TROL REGIS				the INTR pin	a when set to a	PFAII nin
		0 Address =				tput. A one inchen set to a or	3. Reset when all pending interrupts are removed
Read 10	Input Clock Select C2	Input Clock Select C1	Input Clock Select C0	Mode Select M1	Mode Select M0	Timer Start/Stop	All Bits R/W
ol Register PS	S = 0 RS	S = 0 Ac	ddress = 02H	um tine algnal a	sed to progra	ese bits ere u	06 and D7: Th
Timer A	Input Clock Select C2	Input Clock Select C1	Input Clock Select C0	Mode Select M1	Mode Select M0	Timer Start/Stop	All Bits R/W
Register PS =	0 RS =	= 0 Addr	ress = 03H <b>R</b> 5	R <sup>5</sup> Totali			4. Read Osc fa Write 0 Batt-
Osc. Fail/ Single Supply	1 ms	10 ms	100 ms	Seconds Flag	10 Second Flag	Minute Flag	Backed Mod Write 1 Sing
		RS = 0	Address = 04	eldene briosez 0	1 (()		of read.
R <sub>6</sub>		R/W	Address = 04 R/W	H R/W	R/W	R/W	of read.
Low Battery Flag	R/W Power Fail Delay	R/W Timer 1 Int. Route	R/W Timer 0 Int. Route	R/W Alarm Int. Route	R/W Periodic Int. Route	Power Fail Int. Route	6. Set and rese
Low Battery Flag	R/W Power Fail Delay Enable	R/W Timer 1 Int. Route MFO/INT	R/W Timer 0 Int. Route MFO/INT	Alarm Int. Route MFO/INT	R/W Periodic	Power Fail	6. Set and rese
Low Battery Flag  le Register PS	R/W Power Fail Delay Enable S = 0 R	R/W Timer 1 Int, Route MFO/INT S = 1 A	R/W Timer 0 Int. Route MFO/INT ddress = 01H	Alarm Int. Route MFO/INT	R/W Periodic Int. Route MFO/INT	Power Fail Int. Route MFO/INT	6. Set and rese
Low Battery Flag	R/W Power Fail Delay Enable	R/W Timer 1 Int. Route MFO/INT	R/W Timer 0 Int. Route MFO/INT	Alarm Int. Route MFO/INT	R/W Periodic Int. Route	Power Fail Int. Route	6. Set and rese by V <sub>BB</sub> voltage.
Low Battery Flag  le Register PS  Crystal Freq. XT0	R/W Power Fail Delay Enable S = 0 R Timers EN on Back-Up	R/W Timer 1 Int, Route MFO/INT S = 1 A Interrupt EN	R/W Timer 0 Int. Route MFO/INT ddress = 01H Clock Start/Stop	Alarm int. Route MFO/INT	R/W Periodic Int. Route MFO/INT  Leap Year MSB	Power Fail Int. Route MFO/INT	6. Set and rese by V <sub>BB</sub> voltage.  All Bits R/W
Low Battery Flag  le Register PS  Crystal Freq. XT0	R/W Power Fail Delay Enable S = 0 R Timers EN on Back-Up	R/W Timer 1 Int. Route MFO/INT  S = 1 A Interrupt EN on Back-Up	R/W Timer 0 Int. Route MFO/INT ddress = 01H Clock Start/Stop	Alarm Int. Route MFO/INT  12/24 Hr. Mode	R/W Periodic Int. Route MFO/INT  Leap Year MSB	Power Fail Int. Route MFO/INT	6. Set and reserve by V <sub>BB</sub> voltage.  All Bits R/W
Low Battery Flag  Register PS Crystal Freq. XT0  Register PS =	R/W Power Fail Delay Enable S = 0 R Timers EN on Back-Up 0 RS = MFO PP/OD	R/W Timer 1 Int. Route MFO/INT S = 1 AInterrupt EN on Back-Up = 1 Addr MFO	R/W Timer 0 Int. Route MFO/INT ddress = 01H Clock Start/Stop ress = 02H INTR	Alarm Int. Route MFO/INT  H  12/24 Hr. Mode  INTR Active HI/LO	R/W Periodic Int. Route MFO/INT Leap Year MSB T1 PP/OD	Power Fail Int. Route MFO/INT  Leap Year LSB Tell 1000	6. Set and reserved by V <sub>BB</sub> voltage.  All Bits R/W All Bits R/W All Bits R/W
Low Battery Flag  Register PS Crystal Freq. XT0  Register PS = MFO as Timer 0 Timer 0 Interrupt	R/W Power Fail Delay Enable S = 0 R Timers EN on Back-Up 0 RS = MFO PP/OD PS = 0 1 ms Interrupt	R/W Timer 1 Int. Route MFO/INT  S = 1 A Interrupt EN on Back-Up = 1 Addr MFO Active HI/LO  RS = 1 10 ms Interrupt	R/W Timer 0 Int. Route MFO/INT  ddress = 01H Clock Start/Stop ress = 02H INTR PP/OD  Address = 0 100 ms Interrupt	Alarm Int. Route MFO/INT  12/24 Hr. Mode  INTR Active HI/LO  3H  Seconds Interrupt	R/W Periodic Int. Route MFO/ĪNT  Leap Year MSB  T1 PP/OD	Power Fail Int. Route MFO/INT  Leap Year LSB  T1 Active HI/LO  Minute Interrupt	6. Set and reserved by V <sub>BB</sub> voltage.  All Bits R/W All Bits R/W All Bits R/W
Low Battery Flag  Register PS  Crystal Freq. XT0  Register PS =  MFO as Timer 0  Timer 0	R/W Power Fail Delay Enable S = 0 R Timers EN on Back-Up 0 RS = MFO PP/OD PS = 0 1 ms Interrupt Enable	R/W Timer 1 Int. Route MFO/INT S = 1 A Interrupt EN on Back-Up = 1 Addr MFO Active HI/LO RS = 1 10 ms	R/W Timer 0 Int. Route MFO/INT  ddress = 01H Clock Start/Stop  ess = 02H INTR PP/OD  Address = 0 100 ms	Alarm Int. Route MFO/INT  12/24 Hr. Mode  INTR Active HI/LO  3H  Seconds Interrupt Enable	R/W Periodic Int. Route MFO/INT Leap Year MSB T1 PP/OD 10 Second	Power Fail Int. Route MFO/INT  Leap Year LSB  T1 Active HI/LO	6. Set and reserved by VBB voltage.  All Bits R/W whost verted his garly videnals and the garly videnals are reserved by the set of
	Timer Read  Register PS R/W4  Osc. Fail/ Single Supply	Timer Read Select C2  Register PS = 0 RS = R/W4 R5  Osc. Fail/ Single Supply Flag	Timer Select C2 Select C1  Register PS = 0 RS = 0 Addr R/W4 R5 R5  Osc. Fail/ 1 ms Flag Flag	Timer Read         Input Clock Select C2         Input Clock Select C1         Input Clock Select C0           Register PS = 0         RS = 0         Address = 03H R5           R/W4         R5         R5           Osc. Fail/         1 ms         10 ms           Single Supply         Flag         Flag	Timer Input Clock Select C1 Select C0 Select M1  Register PS = 0 RS = 0 Address = 03H R/W4 R5 R5 R5 R5  Osc. Fail/ 1 ms 10 ms Flag Flag Flag  Single Supply Flag Flag Flag Flag  Address = 100 ms Flag Flag  Address = 100 ms Flag Flag  Flag Flag Flag Flag Flag Flag	Timer Input Clock Select C2 Select C1 Select C0 Select Mode Select M0  Register PS = 0 RS = 0 Address = 03H R5 R5 R5  Osc. Fail/ 1 ms 10 ms Flag Flag Flag Flag Flag Flag Flag Flag	Timer   Input Clock   Select C1   Select C0   Select M1   Select M0   Select M0   Select M1   Select M0   Select M0   Select M1   Select M0   Select M1   Select M0   Select M0   Select M1   Select M

## **Application Hints**

Suggested Initialization Procedure for DP8570A in battery backed applications that use the VBB pin

- 1. Enter the test mode by writing a 1 to bit D7 in the Periodic Flag Register.
- 2. Write zero to the RAM/TEST mode Register located in page 0, address HEX 1F.
- 3. Leave the test mode by writing a 0 to bit D7 in the Periodic Flag Register. Steps 1, 2, 3 guarantee that if the test mode had been entered during power on (due to random pulses from the system), all test mode conditions are cleared. Most important is that the OSC Fail Disable bit is cleared. Refer to AN-589 for more information on test mode operation.
- 4. After power on (V<sub>CC</sub> and V<sub>BB</sub> powered), select the correct crystal frequency bits (D7, D6 in the Real Time Mode Register) as shown in Table I.

I JUNE OF A TALSOZ

Frequency	D7	D6
32.768 kHz	10W 10	g 0 135
4.194304 MHz	0	dister t one
4.9152 MHz	1	0
32.0 kHz	1	1


- 5. Enter a software loop that does the following:
  - Set a 3 second (approx.) software counter. The crystal oscillator may take 1 second to start.
  - 5.1 Write a 1 to bit D3 in the Real Time Mode Register (try to start the clock). Make sure the crystal select bits remain the same as in step 1. Under normal operation, this bit can be set only if the oscillator is

- running. During the software loop, RAM, real time counters, output configuration, interrupt control and
- 6. Test bit D6 in the Periodic Flag Register:

IF a 1, go to 5.1. If this bit remains a 1 after 3 seconds, then abort and check hardware. The crystal may be defective or not installed. There may be a short at OSC IN or OSC OUT to VCC or GND, or to some impedance that is less than 10 M $\Omega$ .

IF a 0, then the oscillator is running, go to step 7.

- 7. Write a 0 to bit D6 in the Periodic Flag Register. This action puts the clock chip in the battery backed mode. This mode can be entered only if the osc fail flag (bit D6 of the Periodic Flag Register) is a 0. Reminder, Bit D6 is a dual function bit. When read, D6 returns oscillator status. When written, D6 causes either the Battery Backed Mode, or the Single Supply Mode of operation. The only method to ensure the chip is in the battery backed mode is to measure the waveform at the OSC OUT pin. If the battery backed mode was selected successfully, then the peak to peak waveform at OSC OUT is referenced to the battery voltage. If not in battery backed mode, the waveform is referenced to V<sub>CC</sub>. The measurement should be made with a high impedance low capacitance probe (10  $M\Omega$ , 10 pF oscilloscope probe or better). Typical peak to peak swings are within 0.6V of V<sub>CC</sub> and ground respectively.
- 8. Write a 1 to bit D7 of Interrupt Control Register 1. This action enables the PFAIL pin and associated circuitry.
- 9. Write a 1 to bit D4 of the Real Time Mode Register. This action ensures that bit D7 of Interrupt Control Register 1 remains a 1 when VBB > VCC (Standby Mode).
- 10. Initialize the rest of the chip as needed.



\*These components may be necessary to meet UL requirements for lithium batteries. Consult battery manufacturer.





FIGURE A1. Typical Interface Where the "Write Strobe" is Synchronized to the Decrementing Clock of the Timer





# **DP8571A Timer Clock Peripheral (TCP)**

# **General Description**

The DP8571A is intended for use in microprocessor based systems where information is required for multi-tasking, data logging or general time of day/date information. This device is implemented in low voltage silicon gate microCMOS technology to provide low standby power in battery back-up environments. The circuit's architecture is such that it looks like a contiguous block of memory or I/O ports. The address space is organized as 2 software selectable pages of 32 bytes. This includes the Control Registers, the Clock Counters, the Alarm Compare RAM, the Timers and their data RAM, and the Time Save RAM. Any of the RAM locations that are not being used for their intended purpose may be used as general purpose CMOS RAM.

Time and date are maintained from 1/100 of a second to year and leap year in a BCD format, 12 or 24 hour modes. Day of week, day of month and day of year counters are provided. Time is controlled by an on-chip crystal oscillator requiring only the addition of the crystal and two capacitors. The choice of crystal frequency is program selectable.

Two independent multifunction 10 MHz 16-bit timers are provided. These timers operate in four modes. Each has its own prescaler and can select any of 7 possible clock inputs. Thus, by programming the input clocks and the timer counter values a very wide range of timing durations can be achieved. The range is from about 400 ns (4.915 MHz oscillator) to 65,535 seconds (18 hrs., 12 min.).


Power failure logic and control functions have been integrated on chip. This logic is used by the TCP to issue a power fail

interrupt, and lock out the  $\mu p$  interface. The time power fails may be logged into RAM automatically when  $V_{BB} > V_{CC}$ . Additionally, two supply pins are provided. When  $V_{BB} > V_{CC}$ , internal circuitry will automatically switch from the main supply to the battery supply. Status bits are provided to indicate initial application of battery power, system power, and low battery detect. (Continued)

Typical Performance Characteristics

## **Features**

- Full function real time clock/calendar
  - 12/24 hour mode timekeeping
  - Day of week and day of years counters
  - Four selectable oscillator frequencies
  - Parallel resonant oscillator
- Two 16-bit timers
  - 10 MHz external clock frequency
  - Programmable multi-function output
  - Flexible re-trigger facilities
- Power fail features
- Internal power supply switch to external battery
- Power Supply Bus glitch protection
- Automatic log of time into RAM at power failure
- On-chip interrupt structure
- Periodic, alarm, timer and power fail interrupts
- Up to 44 bytes of CMOS RAM
- INTR/MFO pins programmable High/Low and push-pull or open drain



## Absolute Maximum Ratings (Notes 1 & 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage (Vcc) -0.5V to +7.0V

11 ) 0 ( 00)	
DC Input Voltage (V <sub>IN</sub> )	$-0.5$ V to $V_{CC} + 0.5$ V
DC Output Voltage (VOUT)	$00-0.5$ V to $V_{CC}+0.5$ V
Storage Temperature Range	-65°C to +150°C
Power Dissipation (PD)	500 mW
Lead Temperature (Soldering	10 sec ) 260°C

# Operation Conditions

	Min	Max	Unit	
Supply Voltage (V <sub>CC</sub> ) (Note 3)	4.5	5.5	Ve.	
Supply Voltage (V <sub>BB</sub> ) (Note 3)	2.2 V	$_{\rm CC} - 0.4$	V	
DC Input or Output Voltage (V <sub>IN</sub> , V <sub>OUT</sub> )	0.0	V <sub>CC</sub>	V	
Operation Temperature (T <sub>A</sub> )	-40	+85	°C	
Electr-Static Discharge Rating TB	D	1	kV	
Transistor Count		15,200		
Typical Values				
θ <sub>JA</sub> DIP stsG bitsV of adont3				
	Socket			
$\theta_{JA}$ PLCC	Board		77°C/W	

Socket

85°C/W

## DC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Max	Units
V <sub>IH</sub> an	High Level Input Voltage (Note 4)	Any Inputs Except OSC IN, OSC IN with External Clock	2.0 V <sub>BB</sub> -0.1	5A	V HAV
VIT su	Low Level Input Voltage	All Inputs Except OSC IN OSC IN with External Clock	ip Select to End or	0.8	V
VOH	High Level Output Voltage (Excluding OSC OUT)	$I_{OUT} = -20 \mu A$ $I_{OUT} = -4.0 \text{ mA}$	V <sub>CC</sub> -0.1 3.5	eG De	V
V <sub>OL</sub>	Low Level Output Voltage (Excluding OSC OUT)	$I_{OUT} = 20 \mu A$ and another additional $I_{OUT} = 4.0 \text{ mA}$	ta Hold after Write	0.1 0.25	HOVA
I <sub>IN</sub>	Input Current (Except OSC IN)	V <sub>IN</sub> = V <sub>CC</sub> or GND	No their French di	±1.0	μΑ
loz	Output TRI-STATE® Current	$V_{OUT} = V_{CC}$ or GND		±5.0	μΑ
I <sub>LKG</sub>	Output High Leakage Current T1, MFO, INTR Pins	V <sub>OUT</sub> = V <sub>CC</sub> or GND Outputs Open Drain	TVII of revollor along the read that the rea	±5.0	μΑ
ICC	Quiescent Supply Current (Note 7)	F <sub>OSC</sub> = 32.768 kHz V <sub>IN</sub> = V <sub>CC</sub> or GND (Note 5) V <sub>IN</sub> = V <sub>CC</sub> or GND (Note 6) V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 6)	pares when ontror sign ed by design but not used in the write finate uses when oither sign	260 1.0 12.0	μA mA mA
		$F_{OSC} = 4.194304 \text{ MHz or}  4.9152 \text{ MHz}  V_{IN} = V_{CC} \text{ or GND (Note 6)}  V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 6)} $	tions -	8 20	mA mA
lcc	Quiescent Supply Current (Single Supply Mode) (Note 7)	V <sub>BB</sub> = GND V <sub>IN</sub> = V <sub>CC</sub> or GND F <sub>OSC</sub> = 32.768 kHz F <sub>OSC</sub> = 4.9152 MHz or 4.194304 MHz	Activ	10qtuO by 80 80 7.5 3TA	μA mA
I <sub>BB</sub> tugtud	Standby Mode Battery Supply Current (Note 8)	V <sub>CC</sub> = GND OSC OUT = open circuit, other pins = GND F <sub>OSC</sub> = 32.768 kHz F <sub>OSC</sub> = 4.9152 MHz or 4.194304 MHz	and a document of the pile cape cape on the high to high constance of high to high the answerement of high the cape of the cap	10 400	μΑ μΑ
I <sub>BLK</sub>	Battery, Supply Leakage	$2.2V \le V_{BB} \le 4.0V$ other pins at GND $V_{CC} = \text{GND}, V_{BB} = 4.0V$ $V_{CC} = 5.5V, V_{BB} = 2.2V$	ameter ote 14) 5-	100	μΑ μΑ

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: For FOSC = 4.194304 or 4.9152 MHz, V<sub>BB</sub> minimum = 2.8V. In battery backed mode, V<sub>BB</sub>  $\leq$  V<sub>CC</sub> -0.4V. Single Supply Mode: Data retention voltage is 2.2V min. In single Supply Mode (Power connected to  $V_{CC}$  pin) 4.5V  $\leq$   $V_{CC} \leq$  5.5V.

Note 4: This parameter (VIH) is not tested on all pins at the same time.

Note 5: This specification tests I<sub>CC</sub> with all power fail circuitry disabled, by setting D7 of Interrupt Control Register 1 to 0.

Note 6: This specification tests I<sub>CC</sub> with all power fail circuitry enabled, by setting D7 of Interrupt Control Register 1 to 1.

Note 7: This specification is tested with both the timers and OSC IN driven by a signal generator. Contents of the Test Register = 00(H), the MFO pin is not configured as buffered oscillator out and MFO, INTR, are configured as open drain.

Note 8: This specification is tested with both the timers off, and only OSC IN is driven by a signal generator. Contents of the Test Register = 00(H) and the MFO pin is not configured as buffered oscillator out.

## AC Electrical Characteristics

 $V_{CC} = 5V \pm 10\%$ ,  $V_{RR} = 3V$ ,  $V_{\overline{PFAII}} > V_{IH}$ ,  $C_{I} = 100$  pF (unless otherwise specified)

Symbol	8.4 (8 etol4) (50 Parameter 1948	ductor Sales	Min Isne	Max Max	Units
EAD TIMING	Supply Voltage (V <sub>BB</sub> ) (Note 3) 2.2 V <sub>C</sub>	-0.5V to +7.0V	aums ond ap	(OnV)	Supply Voltage
t <sub>AR</sub>	Address Valid Prior to Read Strobe	1 to Vcc + 0.5V	0.0-20	ge (V <sub>IN</sub> )	stloV tuns I oc
t <sub>RW</sub> 88+	Read Strobe Width (Note 9)	to V <sub>GC</sub> + 0.5V	/8.0 80		oV Jugns 30
· t <sub>CD</sub>	Chip Select to Data Valid Time	5°C to + 150°C	9-	90 80 Me 19	
t <sub>RAH</sub>	Address Hold after Read (Note 10)	Will ode	3	ion (PD) ture (Soldering	ns
t <sub>RD</sub>	Read Strobe to Valid Data 90 AL9	*		70	ns
t <sub>DZ</sub>	Read or Chip Select to TRI-STATE			60	ns
t <sub>RCH</sub>	Chip Select Hold after Read Strobe	V	0		ns
t <sub>DS</sub>	Minimum Inactive Time between Read or Wi	rite Accesses	50	rical Char	ns
RITE TIMING	nless otherwise specified)	$_{+}$ $C_{L} = 100 pF (u$	(, VPFAIL > VIII	0%, V <sub>BB</sub> = 3V	00 = 5V ±1
t <sub>AW</sub>	Address Valid before Write Strobe		20	Pa	ns
twah	Address Hold after Write Strobe (Note 10)	Any Inpl OSC IN	3	High Level In (Note 4)	ns
tcw	Chip Select to End of Write Strobe	Jogni IIA	eg90oV.tuc	Low Level In	ns "V
tww	Write Strobe Width (Note 11)	OSCINI	80		ns
t <sub>DW</sub>	Data Valid to End of Write Strobe	= TUO	50,000	Fixeluding O	ns
twoH	Data Hold after Write Strobe (Note 10) 03	= Tuol	egatl3V lugh	Low Level Or	ns
twch	Chip Select Hold after Write Strobe	= TUO	0 000	(Excluding U	ns
TERRUPT TIMIN	NG. GMD TO DOV	= VIV	TATES Current	2-IST tuntul)	NI
†ROLL	Clock rollover to INTR out is typically 16.5 $\mu$ s	TWW	eakage Currer		LKG

Note 9: Read Strobe width as used in the read timing table is defined as the period when both chip select and read inputs are low. Hence read commences when both signals are low and terminates when either signal returns high.

Note 10: Hold time is guaranteed by design but not production tested. This limit is not used to calculate outgoing quality levels.

Note 11: Write Strobe width as used in the write timing table is defined as the period when both chip select and write inputs are low. Hence write commences when both signals are low and terminates when either signal returns high.

## **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	6 ns (10%-90%)
Input and Output Reference Levels	1.3V QVI
TRI-STATE Reference	Active High + 0.5V
Levels (Note 13)	Active Low -0.5V

Note 13: S1 = V<sub>CC</sub> for active low to high impedance measurements.


S1 = open for all other timing measurements.


# Capacitance (T<sub>A</sub> = 25°C, f = 1 MHz)

Symbol	Parameter (Note 14)	Тур	Units
CIN	Input Capacitance	5	pF
COUT	Output Capacitance	7	pF

Note 14: This parameter is not 100% tested.

Note 15: Output rise and fall times 25 ns max (10%-90%) with 100 pF load.





## General Description (Continued)

The DP8571A's interrupt structure provides four basic types of interrupts: Periodic, Alarm/Compare, Timer, and Power Fail. Interrupt mask and status registers enable the masking and easy determination of each interrupt.

One dedicated general purpose interrupt output is provided. A second interrupt output is available on the Multiple Function Output (MFO) pin. Each of these may be selected to generate an interrupt from any source. Additionally, the MFO pin may be programmed to be either as oscillator output or Timer 0's output.

## **Pin Description**

 $\overline{\text{CS}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$  (Inputs): These pins interface to  $\mu P$  control lines. The  $\overline{\text{CS}}$  pin is an active low enable for the read and write operations. Read and Write pins are also active low and enable reading or writing to the TCP. All three pins are disabled when power failure is detected. However, if a read or write is in progress at this time, if will be allowed to complete its cycle.

A0-A4 (Inputs): These 5 pins are for register selection. They individually control which location is to be accessed. These inputs are disabled when power failure is detected.

OSC IN (Input): OSC OUT (Output): These two pins are palming of the used to connect the crystal to the internal parallel resonant oscillator. The oscillator is always running when power is applied to V<sub>BB</sub> and V<sub>CC</sub>, and the correct crystal select bits in the Real Time Mode Register have been set.

MFO (Output): The multi-function output can be used as a second interrupt output for interrupting the  $\mu$ P. This pin can also provide an output for the oscillator or the internal Timer 0. The MFO output can be programmed active high or low, open drain or push-pull. If in battery backed mode and a pull-up resistor is attached, it should be connected to a voltage no greater than VBB. This pin is configured open drain during battery operation (VBB > VCC).

INTR (Output): The interrupt output is used to interrupt the processor when a timing event or power fail has occurred and the respective interrupt has been enabled. The INTR output can be programmed active high or low, push-pull or open drain. If in battery backed mode and a pull-up resistor is attached, it should be connected to a voltage no greater than  $V_{BB}$ . This pin is configured open drain during battery operation ( $V_{BB} > V_{CC}$ ). The output is a DC voltage level. To clear the INTR, write a 1 to the appropriate bit(s) in the Main Status Register.

**D0–D7 (Input/Output):** These 8 bidirectional pins connect to the host  $\mu$ P's data bus and are used to read from and write to the TCP. When the PFAIL pin goes low and a write is not in progress, these pins are at TRI-STATE.


**PFAIL** (Input): In battery backed mode, this pin can have a digital signal applied to it via some external power detection logic. When PFAIL = logic 0 the TCP goes into a lockout mode, in a minimum of 30  $\mu s$  or a maximum of 63  $\mu s$  unless lockout delay is programmed. In the single power supply mode, this pin is not useable as an input and should be tied to V<sub>CC</sub>. Refer to section on Power Fail Functional Description.

 $V_{BB}$  (Battery Power Pin): This pin is connected to a back-up power supply. This power supply is switched to the internal circuitry when the  $V_{CC}$  becomes lower than  $V_{BB}.$  Utilizing this pin eliminates the need for external logic to switch in and out the back-up power supply. If this feature is not to be used then this pin must be tied to ground, the TCP programmed for single power supply only, and power applied to the  $V_{CC}$  pin.

Vcc: This is the main system power pin.

GND: This is the common ground power pin for both  $V_{BB}$  and  $V_{CC}$ .

## **Connection Diagram**



TL/F/9979-5

Order Number DP8571AN See NS Package Number N24C

**Top View** 

and providing an interrupt service routine that

GABRICANTAL MOOLO BITL/F/9979-6

checking the rollover bit is to write a one into the Time

The DP8571A contains a fast access real time clock, two 10 MHz 16-bit timers, interrupt control logic, power fail detect logic, and CMOS RAM. All functions of the TCP are controlled by a set of nine registers. A simplified block diagram that shows the major functional blocks is given in Figure 1.

The blocks are described in the following sections: nal logic takes care of synchronizatio

- 1. Real Time Clock
- 2. Oscillator Prescaler, bluode MAR eval emil edt, berlotal
- 3. Interrupt Logic u arti ni barata stab mobinar tarti erwane ot
- 4. Power Failure Logic T nosespongoroim tead off seutroo
- 5. Additional Supply Management
- 6. Timers save HAM may be used 8 the Time Save HAM may be used 8

The memory map of the TCP is shown in the memory addressing table. The memory map consists of two 31 byte pages with a main status register that is common to both pages. A control bit in the Main Status Register is used to select either page. Figure 2 shows the basic concept. Page 0 contains all the clock timer functions, while page 1 has scratch pad RAM. The control registers are split into two separate blocks to allow page 1 to be used entirely as scratch pad RAM. Again a control bit in the Main Status Register is used to select either control register block.

Functional Description (Continued)

	the latched read function is no	es of counters,		As shown in Figur
3HT OT	Page Select = 0	s. Each counter		which count from 1
1F	RAM/TEST Register	The count se-	Page Select = 1 Ve 8	7
to the TCP or when ma	RAM	al floods is	THE STORT RAM TYPE TENDER	on ent to esneup
9b written into the clock	Months Time Save RAM	faweek, day of	RAM RAM	shown later in Tan
Objunters, the clock w	Day of Month Time Save RAM	of her to 1D	RAM	month, day of year The hours count
(8th Start/Stop bit in the I	Hours Time Save RAM	St of pavolC	In sound RAM north an	AM/PIM bit too
AF his stops the clock	Minutes Time Save RAM	anuori entrin 18	I the ALMARA bit is bit (	I MI O = MAI
rencircultry. When initial	Seconds Time Save RAM	1A	RAM	counter.
agister, it is recommer	Day of Week Compare RAM	to yeb selt 119	roll over (MAR Also note	All other counters
17. 17. writing to the regist 16. set	Months Compare RAM	81 addresses	seiguoco RAM cooupies	year counter is
too ti 16	Day of Month Compare RAM	nistroo Iliw 171	ation of PIMAR the counts	Upon Initial applic
d at alook entire official is b	Hours Compare RAM	16	RAM	random information
a shools entit herebou r14.	Minutes Compare RAM	15	OCIC VALMANTED READ	READING THE OL
Elet the prescaler, and	Seconds Compare RAM	of visuonor14	The coun MAR occurs asy	Since clocking of
12this is correcting the h	elgmaxTimer 1 MSB teel ed live	teline counter	en of eldis RAM at it netro	reading of the con
rife to the clock "on the	v of .entimer 1 LSB rightsb tot	ns ni flueer 12	remented (MARover). This r	while it is being in
1011/100 of a second per	Timer 0 MSB	to gnibsen 1991	Ing. Thus MAR neure a co	incorrect time read
tional 16 µs, and then v	Timer 0 LSB	of interest), it	RAM	the entire contern
OE	Day of Week Clock Counter	TO In general	RAM	must be read with
100 CTIONAL	100's Julian Clock Counter	30 notion. The	RAM	this can be done periodic interrupt
OC	Units Julian Clock Counter	airt deileOD	oos of beauRAM neo sosta	following program
80 programmable president	Years Clock Counter	oc	Story RAM in second of	1. Inidalize progru
AO frequency to 32 kHz	Months Clock Counter	ОВ	RAM - singles	2. Dummy read of
er chain (see Figure 3 ).	Day of Month Clock Counter	OA	RAM	
-HI 08	Hours Clock Counter	09	RAM	3. Read counter
has some dead on 07	Minutes Clock Counter	08	RAM	4. Read rollover
60 lers can be independ	Seconds Clock Counter	07	RAM	5. If rollover occu
20r clock Start/Stop bil	1/100 Second Counter	06	RAM	6. If no rollover, in
711	1	ed neo etid 05	RAM PROPERTY OF THE PERSON OF	To detect the role
Vo Real Time Counters		-rigid ent of 04	RAM	polled. The period
Register Selec	t = 0 Register	r Select = 1 03	RAM SCHOOL S	est frequency co-
Interrupt Rout	ing Register 04 Interrupt Conf		hasy RAM tracts fist o	SECONDS enror
Periodic Flag	Register 03 Interrupt Cont		RAM	1
Timer 1 Contr	rol Register 02 Output Mod	de Register	vina Palmaria 200.	READING THE CH
Timer 0 Contr	The second secon	ode Register	odic interrupt mask bits o	

FIGURE 2. DP8571A Internal Memory Map tariff viocio entit base of bortism recitonA FIGURE 3. Programmable Clock Prescaler Block

Main Status Register

## INITIAL POWER-ON of BOTH VBB and VCC

 $V_{BB}$  and  $V_{CC}$  may be applied in any sequence. In order for the power fail circuitry to function correctly, whenever power is off, the  $V_{CC}$  pin must see a path to ground through a maximum of 1  $M\Omega$ . The user should be aware that the control registers will contain random data. The first task to be carried out in an initialization routine is to start the oscillator by writing to the crystal select bits in the Real Time Mode Register. If the DP8571A is configured for single supply mode, an extra 50  $\mu\text{A}$  may be consumed until the crystal select bits are programmed. The user should also ensure that the TCP is not in test mode (see register descriptions).

### **REAL TIME CLOCK FUNCTIONAL DESCRIPTION**

As shown in Figure 2, the clock has 10 bytes of counters, which count from 1/100 of a second to years. Each counter counts in BCD and is synchronously clocked. The count sequence of the individual byte counters within the clock is shown later in Table VII. Note that the day of week, day of month, day of year, and month counters all roll over to 1. The hours counter in 12 hour mode rolls over to 1 and the AM/PM bit toggles when the hours rolls over to 12 (AM = 0, PM = 1). The AM/PM bit is bit D7 in the hours counter

All other counters roll over to 0. Also note that the day of year counter is 12 bits long and occupies two addresses. Upon initial application of power the counters will contain random information.

### READING THE CLOCK: VALIDATED READ

Since clocking of the counter occurs asynchronously to reading of the counter, it is possible to read the counter while it is being incremented (rollover). This may result in an incorrect time reading. Thus to ensure a correct reading of the entire contents of the clock (or that part of interest), it must be read without a clock rollover occurring. In general this can be done by checking a rollover bit. On this chip the periodic interrupt status bits can serve this function. The following program steps can be used to accomplish this.

- 1. Initialize program for reading clock.
- 2. Dummy read of periodic status bit to clear it.
- 3. Read counter bytes and store.
- 4. Read rollover bit, and test it.
- 5. If rollover occured go to 3.
- 6. If no rollover, done.

To detect the rollover, individual periodic status bits can be polled. The periodic bit chosen should be equal to the highest frequency counter register to be read. That is if only SECONDS through HOURS counters are read, then the SECONDS periodic bit should be used.

### READING THE CLOCK: INTERRUPT DRIVEN

Enabling the periodic interrupt mask bits cause interrupts just as the clock rolls over. Enabling the desired update rate and providing an interrupt service routine that executes in less than 10 ms enables clock reading without checking for a rollover.

### **READING THE CLOCK: LATCHED READ**

Another method to read the clock that does not require checking the rollover bit is to write a one into the Time

Save Enable bit (D7) of the Interrupt Routing Register, and then to write a zero. Writing a one into this bit will enable the clock contents to be duplicated in the Time Save RAM. Changing the bit from a one to a zero will freeze and store the contents of the clock in Time Save RAM. The time then can be read without concern for clock rollover, since internal logic takes care of synchronization of the clock. Because only the bits used by the clock counters will be latched, the Time Save RAM should be cleared prior to use to ensure that random data stored in the unused bits do not confuse the host microprocessor. This bit can also provide time save at power failure, see the Additional Supply Management Functions section. With the Time Save Enable bit at a logical 0, the Time Save RAM may be used as RAM if the latched read function is not necessary.

# INITIALIZING AND WRITING TO THE CALENDAR-CLOCK

Upon initial application of power to the TCP or when making time corrections, the time must be written into the clock. To correctly write the time to the counters, the clock would normally be stopped by writing the Start/Stop bit in the Real Time Mode Register to a zero. This stops the clock from counting and disables the carry circuitry. When initializing the clock's Real Time Mode Register, it is recommended that first the various mode bits be written while maintaining the Start/Stop bit reset, and then writing to the register a second time with the Start/Stop bit set.

The above method is useful when the entire clock is being corrected. If one location is being updated the clock need not be stopped since this will reset the prescaler, and time will be lost. An ideal example of this is correcting the hours for daylight savings time. To write to the clock "on the fly" the best method is to wait for the 1/100 of a second periodic interrupt. Then wait an additional 16  $\mu$ s, and then write the data to the clock.

# PRESCALER/OSCILLATOR FUNCTIONAL DESCRIPTION

Feeding the counter chain is a programmable prescaler which divides the crystal oscillator frequency to 32 kHz and further to 100 Hz for the counter chain (see *Figure 3*). The crystal frequency that can be selected are: 32 kHz, 32.768 kHz, 4.9152 MHz, and 4.194304 MHz.

Once 32 kHz is generated it feeds both timers and the clock. The clock and timer prescalers can be independently enabled by controlling the timer or clock Start/Stop bits.




FIGURE 3. Programmable Clock Prescaler Block

The oscillator is programmed via the Real Time Mode Register to operate at various frequencies. The crystal oscillator is designed to offer optimum performance at each frequency. Thus, at 32.768 kHz the oscillator is configured as a low frequency and low power oscillator. At the higher frequencies the oscillator inverter is reconfigured. In addition to the inverter, the oscillator feedback bias resistor is included on chip, as shown in *Figure 4*. The oscillator input may be driven from an external source if desired. Refer to test mode application note for details. The oscillator stability is enhanced through the use of an on chip regulated power supply.

The typical range of trimmer capacitor (as shown in Oscillator Circuit Diagram Figure 4, and in the typical application) at the oscillator input pin is suggested only to allow accurate tuning of the oscillator. This range is based on a typical printed circuit board layout and may have to be changed depending on the parasitic capacitance of the printed circuit board or fixture being used. In all cases, the load capacitance specified by the crystal manufacturer (nominal value 11 pF for the 32.768 crystal) is what determines proper oscillation. This load capacitance is the series combination of capacitance on each side of the crystal (with respect to ground).




FIGURE 4. Oscillator Circuit Diagram

XTAL	Co	Ct	R <sub>OUT</sub> (Switched Internally)
32/32.768 kHz	47 pF	2 pF-22 pF	150 kΩ to 350 kΩ
4.194304 MHz	68 pF	0 pF-80 pF	$500\Omega$ to $900\Omega$
4.9152 MHz	68 pF	29 pF-49 pF	$500\Omega$ to $900\Omega$

### INTERRUPT LOGIC FUNCTIONAL DESCRIPTION

The TCP has the ability to coordinate processor timing activities. To enhance this, an interrupt structure has been implemented which enables several types of events to cause interrupts. Interrupts are controlled via two Control Registers in block 1 and two Status Registers in block 0. (See Register Description for notes on paging and also *Figure 5* and Table I.)

The interrupts are enabled by writing a one to the appropriate bits in Interrupt Control Register 0 and/or 1. Any of the interrupts can be routed to either the INTR pin or the MFO pin, depending on how the Interrupt Routing register is programmed. This, for example, enables the user to dedicate the MFO as a non-maskable interrupt pin to the CPU for power failure detection and enable all other interrupts to appear on the INTR pin. The polarity for the active interrupt can be programmed in the Output Mode Register for either active high or low, and open drain or push pull outputs.

TABLE I. Registers that are Applicable to Interrupt Control

Register Name	Register Select	Page Select	Address
Main Status Register	X	X	00H
Periodic Flag Register	matrionochs		
Interrupt Routing Register	slock Ome It		04H
Interrupt Control Register 0	n compare r lorm tharm t six bytes, c	90 be	03H
Interrupt Control Register 1	he future tin	ded ovith	04H
Output Mode Register	or disabled to	beldens s	021

The Interrupt Status Flag D0, in the Main Status Register, indicates the state of INTR and MFO outputs. It is set when either output becomes active and is cleared when all TCP interrupts have been cleared and no further interrupts are pending (i.e., both INTR and MFO are returned to their inactive state). This flag enables the TCP to be rapidly polled by the  $\mu P$  to determine the source of an interrupt in a wired—OR interrupt system.

Note that the Interrupt Status Flag will only monitor the state of the MFO output if it has been configured as an interrupt output (see Output Mode Register description). This is true, regardless of the state of the Interrupt Routing Register. Thus the Interrupt Status Flag provides a true reflection of all conditions routed to the external pins.

Status for the interrupts are provided by the Main Status Register and the Periodic Flag Register. Bits D1-D5 of the Main Status Register are the main interrupt bits.

These register bits will be set when their associated timing events occur. Enabled Alarm or Timer interrupts that occur will set its Main Status Register bit to a one. However, an external interrupt will only be generated if the appropriate Alarm or Timer interrupt enable bits are set (see Figure 5). Disabling the periodic bits will mask the Main Status Register periodic bit, but not the Periodic Flag Register bits. The Power Fail Interrupt bit is set when the interrupt is enabled and a power fail event has occurred, and is not reset until the power is restored. If all interrupt enable bits are 0 no interrupt will be asserted. However, status still can be read from the Main Status Register in a polled fashion (see Figure 5).

To clear a flag in bits D2-D5 of the Main Status Register a 1 must be written back into the bit location that is to be cleared. For the Periodic Flag Register reading the status will reset all the periodic flags.

Interrupts Fall Into Four Categories:

- 1. The Timer Interrupts: For description see Timer Section.
- The Alarm Compare Interrupt: Issued when the value in the time compared RAM equals the counter.
- 3. The Periodic Interrupts: These are issued at every increment of the specific clock counter signal. Thus, an interrupt is issued every minute, second, etc. Each of these interrupts occurs at the roll-over of the specific counter.
- 4. The Power Fail Interrupt: Issued upon recognition of a power fail condition by the internal sensing logic. The power failed condition is determined by the signal on the PFAIL pin. The internal power fail signal is gated with the chip select signal to ensure that the power fail interrupt does not lock the chip out during a read or write.

## ALARM COMPARE INTERRUPT DESCRIPTON

The alarm/time comparison interrupt is a special interrupt similar to an alarm clock wake up buzzer. This interrupt is generated when the clock time is equal to a value programmed into the alarm compare registers. Up to six bytes can be enabled to perform alarm time comparisons on the counter chain. These six bytes, or some subset thereof, would be loaded with the future time at which the interrupt will occur. Next, the appropriate bits in the Interrupt Control Register 1 are enabled or disabled (refer to detailed description of Interrupt Control Register 1). The TCP then compares these bytes with the clock time. When all the enabled compare registers equal the clock time an alarm interrupt is issued, but only if the alarm compare interrupt is enabled can the interrupt be generated externally. Each alarm compare bit in the Control Register will enable a specific byte for comparison to the clock. Disabling a compare byte is the same as setting its associated counter comparator to an "always equal" state. For example, to generate an interrupt at 3:15 AM of every day, load the hours compare with 0 3 (BCD), the minutes compare with 1 5 (BCD) and the faster counters with 0 0 (BCD), and then disable all other compare registers. So every day when the time rolls over from 3:14:59.99, an interrupt is issued. This bit may be reset by writing a one to bit D3 in the Main Status Register at any time after the alarm has been generated.

If time comparison for an individual byte counter is disabled, that corresponding RAM location can then be used as general purpose storage.

# PERIODIC INTERRUPTS DESCRIPTION

The Periodic Flag Register contains six flags which are set by real-time generated "ticks" at various time intervals, see Figure 5. These flags constantly sense the periodic signals and may be used whether or not interrupts are enabled. These flags are cleared by any read or write operation performed on this register.

To generate periodic interrupts at the desired rate, the associated Periodic Interrupt Enable bit in Interrupt Control Register 0 must be set. Any combination of periodic interrupts may be enabled to operate simultaneously. Enabled periodic interrupts will now affect the Periodic Interrupt Flag in the Main Status Register. The Periodic Route bit in the Interrupt Routing Register is used to route the periodic interrupt events to either the INTR output or the MFO output.

When a periodic event occurs, the Periodic Interrupt Flag in the Main Status Register is set, causing an interrupt to be generated. The  $\mu P$  clears both flag and interrupt by writing a "1" to the Periodic Interrupt Flag. The individual flags in the periodic Interrupt Flag Register do not require clearing to cancel the interrupt.

If all periodic interrupts are disabled and a periodic interrupt is left pending (i.e., the Periodic Interrupt Flag is still set), the Periodic Interrupt Flag will still be required to be cleared to cancel the pending interrupt.

## POWER FAIL INTERRUPTS DESCRIPTION

The Power Fail Status Flag in the Main Status Register monitors the state of the internal power fail signal. This flag may be interrogated by the  $\mu P$ , but it cannot be cleared; it is cleared automatically by the TCP when system power is restored. To generate an interrupt when the power fails, the Power Fail Interrupt Enable bit in Interrupt Control Register 1 is set.

The Power Fail Route bit determines which output the interrupt will appear on. Although this interrupt may not be cleared, it may be masked by clearing the Power Fail Interrupt Enable bit.

# POWER FAILURE CIRCUITRY FUNCTIONAL DESCRIPTION

Since the clock must be operated from a battery when the main system supply has been turned off, the DP8571A provides circuitry to simplify design in battery backed systems. This circuitry switches over to the back up supply, and isolates the DP8571A from the host system. *Figure 6* shows a simplified block diagram of this circuitry, which consists of three major sections; 1) power loss logic: 2) battery switch over logic: and 3) isolation logic.

Detection of power loss occurs when PFAIL is low. Debounce logic provides a 30  $\mu s$ –63  $\mu s$  debounce time, which will prevent noise on the PFAIL pin from being interpreted as a system failure. After 30  $\mu s$ –63  $\mu s$  the debounce logic times out and a signal is generated indicating that system power is marginal and is failing. The Power Fail Interrupt will then be generated.




FIGURE 6. System-Battery Switchover (Upper Left), Power Fail and Lock-Out Circuits (Lower Right)

VBB.

After the generation of a lock-out signal, and eventual switch in of the battery supply, the pins of the TCP will be configured as shown in Table II. Outputs that have a pull-up resistor should be connected to a voltage no greater than

The user may choose to have this power failed signal lockout the TCP's data bus within 30 µs min/63 µs max or to delay the lock-out to enable µP access after power failure is detected. This delay is enabled by setting the delay enable bit in the Routing Register. Also, if the lock-out delay was not enabled the TCP will disconnect itself from the bus within 30  $\mu$ s min  $\rightarrow$  63  $\mu$ s max. If chip select is low when a power failure is detected, a safety circuit will ensure that if a read or write is held active continuously for greater than 30 µs after the power fail signal is asserted, the lock-out will be forced. If a lock-out delay is enabled, the DP8571A will remain active for 480 µs after power fail is detected. This will enable the µP to perform last minute bookkeeping before total system collapse. When the host CPU is finished accessing the TCP it may force the bus lock-out before 480 µs has elapsed by resetting the delay enable bit.

The battery switch over circuitry is completely independent of the  $\overline{\text{PFAIL}}$  pin. A separate circuit compares  $V_{CC}$  to the  $V_{BB}$  voltage. As the main supply fails, the TCP will continue to operate from the  $V_{CC}$  pin until  $V_{CC}$  falls below the  $V_{BB}$  voltage. At this time, the battery supply is switched in,  $V_{CC}$  is disconnected, and the device is now in the standby mode. If indeterminate operation of the battery switch over circuit is to be avoided, then the voltage at the  $V_{CC}$  pin must not be allowed to equal the voltage at the  $V_{BB}$  pin.

TABLE II. Pin Isolation during a Power Failure

Pin di anata	PFAIL = Logic 0	Standby Mode V <sub>BB</sub> > V <sub>CC</sub>
CS, RD, WR	Locked Out	Locked Out
A0-A4	Locked Out	Locked Out
D0-D7	Locked Out	Locked Out
Oscillator	Not Isolated	Not Isolated
PFAIL	Not Isolated	Not Isolated
INTR, MFO	Not Isolated	Open Drain

The Timer and Interrupt Power Fail Operation bits in the Real-Time Mode Register determine whether or not the timers and interrupts will continue to function after a power fail event.

As power returns to the system, the battery switch over circuit will switch back to  $V_{CC}$  power as soon as it becomes greater than the battery voltage. The chip will remain in the locked out state as long as  $\overline{PFAIL} = 0$ . When  $\overline{PFAIL} = 1$ 

The power fail circuitry contains active linear circuitry that draws supply current from  $V_{CC}.$  In some cases this may be undesirable, so this circuit can be disabled by masking the power fail interrupt. The power fail input can perform all lock-out functions previously mentioned, except that no external interrupt will be issued. Note that the linear power fail circuitry is switched off automatically when using  $V_{BB}$  in standby mode.

# LOW BATTERY, INITIAL POWER ON DETECT, AND POWER FAIL TIME SAVE

There are three other functions provided on the DP8571A to ease power supply control. These are an initial Power On detect circuit, which also can be used as a time keeping failure detect, a low battery detect circuit, and a time save on power failure.

On initial power up the Oscillator Fail Flag will be set to a one and the real time clock start bit reset to a zero. This indicates that an oscillator fail event has occurred, and time keeping has failed.

The Oscillator Fail flag will not be reset until the real-time clock is started. This allows the system to discriminate between an initial power-up and recovery from a power failure. If the battery backed mode is selected, then bit D6 of the Periodic Flag Register must be written low. This will not affect the contents of the Oscillator Fail Flag.

Another status bit is the low battery detect. This bit is set only when the clock is operating under the  $V_{\rm CC}$  pin, and when the battery voltage is determined to be less than 2.1V (typical). When the power fail interrupt enable bit is low, it disables the power fail circuit and will also shut off the low battery voltage detection circuit as well.

To relieve CPU overhead for saving time upon power failure, the Time Save Enable bit is provided to do this automatically. (See also Reading the Clock: Latched Read.) The Time Save Enable bit, when set, causes the Time Save RAM to follow the contents of the clock. This bit can be reset by software, but if set before a power failure occurs, it will automatically be reset when the clock switches to the battery supply (not when a power failure is detected by the PFAIL pin). Thus, writing a one to the Time Save bit enables both a software write or power fail write.

#### SINGLE POWER SUPPLY APPLICATIONS

The DP8571A can be used in a single power supply application. To achieve this, the  $V_{BB}$  pin must be connected to ground, and the power connected to  $V_{CC}$  and  $\overline{PFAIL}$  pins. The Oscillator Failed/Single Supply bit in the Periodic Flag Register should be set to a logic 1, which will disable the oscillator battery reference circuit. The power fail interrupt should also be disabled. This will turn off the linear power fail detection circuits, and will eliminate any quiescent power drawn through these circuits. Until the crystal select bits are initialized, the DP8571A may consume about 50  $\mu A$  due to arbitrary oscillator selection at power on.

(This extra 50  $\mu$ A is not consumed if the battery backed mode is selected).

#### TIMER FUNCTIONAL DESCRIPTION

The DP8571A contains 2 independent multi-mode timers. Each timer is composed of a 16-bit negative edge triggered

features have been enhanced. The timers can operate in four modes, and in addition, the input clock frequency can be selected from a prescaler over a wide range of frequencies. Furthermore, these timers are capable of generating interrupts and the Timer 0 output signal is available as a hardware output via the MFO pin. Timer 1 output, however, is not available as a hardware output signal. Both the interrupt and MFO outputs are fully programmable active high, or low, open drain, or push-pull.

Figure 7 shows the functional block diagram of one of the timers. The timer consists of a 16-bit counter, two 8-bit input registers, two 8-bit output registers, clock prescaler, mode control logic, and output control logic. The timer and the data registers are organized as two bytes for each timer. Under normal operations a read/write to the timer locations will read or write to the data input register. The timer contents can be read by setting the counter Read bit (RD) in the timer control register.

### TIMER INITIALIZATION

The timer's operation is controlled by a set of registers, as listed in Table III. These consist of 2 data input registers and one control register per timer. The data input registers contain the timers count down value. The Timer Control Register is used to set up the mode of operation and the input clock rate. The timer related interrupts can be controlled by programming the Interrupt Routing Register and Interrupt Control Register 0. The timer outputs are configured by the Output Mode Register.

TABLE III. Timer Associated Registers

Register Name	Register Select	Page Select	Address
Timer 0 Data MSB	X	0	10H
Timer 0 Data LSB	X	0	0FH
Timer 0 Control Register	0	0	01H
Timer 1 Data MSB	X	0	12H
Timer 1 Data LSB	X	0	11H
Timer 1 Control Register	0	0	02H
Interrupt Routing Register	0	0	04H
Interrupt Control Reg. 0	d houself 4	0	03H
Output Mode Register	11	0	02H

All these registers must be initialized prior to starting the timer(s). The Timer Control Register should first be set to select the timer mode with the timer start/stop bit reset. Then when the timer is to be started the control register should be rewritten identically but with the start/stop bit set.

## **TIMER OPERATION**

Each timer is capable of operation in one of four modes. As mentioned, these modes are programmed in each timer's Control Register which is described later. All four modes operate in a similar manner. They operate on the two 8-bit data words stored into the Data Input Register. At the beginning of a counting cycle the 2 bytes are loaded into the timer and the timer commences counting down towards zero. The exact action taken when zero is reached depends on the mode selected, but in general, the timer output will change state, and an interrupt will be generated if the timer interrupts are unmasked.

## INPUT CLOCK SELECTION

The input frequency to the timers may be selected. Each timer has a prescaler that gives a wide selection of clocking rates. Table IV shows the range of programmable clocks available and the corresponding setting in the Timer Control Register. Note that the output of Timer 1 may be used as the input to Timer 0. This is a cascade option for the timers and allows them to be clocked as a 32-bit down counter.

TABLE IV. Programmable Timer Input Clocks

C2	C1	CO	Selected Clock
0110	0	0	Timer 1 Output
The second second second		io afatalp	
		ntrol0ogic	
sch Oner.	ytes for a	as two b	93.5 μs (10.7 kHz)
locations	omio dine	estro bas	
imer con-			10 ms (100 Hz)
RD) in the	Read bit (	he counter	1/10 Second (10 Hz)
1	1	1	1 Second (1 Hz)

Note that the second and third selections are not fixed frequencies, but depend on the crystal oscillator frequency chosen.

Since the input clock frequencies are usually running asynchronously to the timer Start/Stop control bit, a 1 clock cycle error may result. This error results when the Start/Stop occurs just after the clock edge (max error). To minimize this error on all clocks an independent prescaler is used for each timer and is designed so that its Start/Stop error is less than 1 clock cycle.

The count hold/gate bit in the Timer Control Register can be used to suspend the timer operation in modes 0, 1, and 2 (in mode 3 it is the trigger input). Suspending the timer causes the same synchronization error that starting the timer does. The range of errors is specified in Table V.

**TABLE V. Maximum Synchronization Errors** 

ed	Clock Selected	+ Ext, Clock Period	
the	External		
HES.	Crystal	+ 1 Crystal Clock Period	
ligh	Crystal/4	+ 1 Crystal Clock Period	
	10.7 kHz	tame + 32 µs benefilies at vitius is	
	1 kHz	+32 µs sobom vdbnata	
	100 Hz	+32 μs	
	10 Hz	+32 μs	
0.5	1 Hz	+32 μs	

## MODES OF OPERATION


Bits M0 and M1 in the Timer Control Registers are used to specify the modes of operation. The mode selection is described in Table VI.

TABLE VI. Programmable Timer Modes of Operation

M1	MO	Function	Modes
en01-le	010	Single Pulse Generator	Mode 0
-900	inirajnos	Rate Generator, Pulse Output	Mode 1
.englisi	0	Square Wave Output	Mode 2
orta to	ad hid	Retriggerable One Shot	Mode 3

# MODE 0: SINGLE PULSE GENERATOR Single of 1991

When the timer is in this mode the output will be initially low if the Timer Start/Stop bit is low (stopped). When this mode is initiated the timer output will go high on the next falling edge of the prescaler's input clock, the contents of the



restrict send will be be seneg ed the top FIGURE 7. DP8571A Timer Block Diagram

MOTTALEDERO LAMOITO TL/F/9979-11

input data registers are loaded into the timer. The output will stay high until the counter reaches zero. At zero the output is reset. The result is an output pulse whose duration is equal to the input clock period times the count value (N) loaded into the input data register. This is shown in Figure 8.

Pulse Width = Clock Period × N

An interrupt is generated when the zero count is reached. This can be used for one-time interrupts that are set to occur a certain amount of time in the future. In this mode the Timer Start/Stop bit (TSS) is automatically reset upon zero detection. This removes the need to reset TSS before starting another operation.

The count down operation may be temporarily suspended either under software control by setting the Count Hold/ Gate bit in the timer register high, or in hardware by setting the G0 or G1 pin high.

The above discussion assumes that the MFO output is programmed to be non-inverting outputs (active high). If the polarity of the output waveform is wrong for the application the polarity can be reversed by configuring the Output Mode Register. The drive configuration can also be programmed to be push pull or open drain.

## **MODE 1: RATE GENERATOR**

When operating in this mode the timer will operate continuously. Before the timer is started its output is low. When the timer is started the input data register contents are loaded into the counter on the negative clock edge and the output is set high (again assuming the Output Mode Register is programmed active high). The timer will then count down to zero. Once the zero count is reached the output goes low

for one clock period of the timer clock. Then on the next clock the counter is reloaded automatically and the count-down repeats itself. The output, shown in *Figure 9*, is a waveform whose pulse width and period is determined by N, the input register value, and the input clock period:

Again, the output polarity is controllable as in mode 0. If enabled, an interrupt is generated whenever the zero count is reached. This can be used to generate a periodic interrupt.

## MODE 2: SQUARE WAVE GENERATOR

This mode is also cyclic but in this case a square wave rather than a pulse is generated. The output square wave period is determined by the value loaded into the timer input register. This period and the duty cycle are:

Period = 2(N + 1) (Clock Period) Duty Cycle = 0.5

When the timer is stopped the output will be low, and when the Start/Stop bit is set high the timer's counter will be loaded on the next clock falling transition and the output will be set high.

The output will be toggled after the zero count is detected and the counter will then be reloaded, and the cycle will continue. Thus, every N+1 counts the output gets toggled, as shown in *Figure 10*. Like the other modes the timer operation can be suspended by setting the count hold/gate bit (CHG) in the Timer Control Register. An interrupt will be generated every falling edge of the timer output, if enabled.




FIGURE 8. Typical Waveforms for Timer Mode 0 (MFO Output Programmed Active High)




FIGURE 9. Timing Waveforms for Timer Mode 1 (MFO Output Programmed Active High)

TL/F/9979-12

TL/F/9979-13




FIGURE 10. Timing Waveforms for Timer Mode 2 (MFO Output Programmed Active High)

### MODE 3: RETRIGGERABLE ONE SHOT

Once the timer Start/Stop bit is set the output stays inactive, and nothing happens until the Count Hold/Gate (CHG) bit is set in the timer control register. When a transition ocurs the one shot output is set active immediately; the counter is loaded with the value in the input register on the next transition of the input clock and the countdown begins. If a retrigger occurs, regardless of the current counter value, the counters will be reloaded with the value in the input register and the counter will be restarted without changing the output state. See Figure 11. A trigger count can occur at any time during the count cycle. In this mode the timer will output a single pulse whose width is determined by the value in the input data register (N) and the input clock period.

The timer will generate an interrupt only when it reaches a count of zero. This timer mode is useful for continuous "watch dog" timing, line frequency power failure detection,

### **READING THE TIMERS**

National has discovered that some users may encounter unacceptable error rates for their applications when reading the timers on the fly asynchronously. When doing asynchronous reads of the timers, an error may occur. The error is that a successive read may be larger than the previous read. Experimental results indicate that the typical error rate is approximately one per 29,000 under the following conditions:

Timer clock frequency of 5 MHz. Computer: 386/33 MHz PC/AT

Program: Microsoft "C" 6.0, reading and saving timer con-

tents in a continuous loop.

Those users who find the error rate unacceptable may reduce the problem effectively to zero by employing a hardware work-around that synchronizes the writing of the read bit to the timer control register with respect to the decrementing clock. Refer to *Figure 1* in Appendix A, for a suggested hardware work-around.

A software work-around can reduce the errors but not as substantial as a hardware work-around. Software work-arounds are based on observations that the read following a bad read appeared to be valid.

This problem concerns statistical probability and is similar to metastability issues. For more information on metastability, refer to 1991 IEEE transactions on Custom Integrated Circuits Conference, paper by T.J. Gabara of AT&T Bell Laboratories, page 29.4.1.

Normally reading the timer data register addresses, 0FH and 10H for Timer 0 and 11H and 12H for Timer 1 will result in reading the input data register which contains the preset value for the timers.

To read the contents of a timer, the  $\mu P$  first sets the timer read bit in the appropriate Timer Control Register high. This will cause the counter's contents to be latched to 2-bit–8-bit output registers, and will enable these registers to be read if the  $\mu P$  reads the timer's input data register addresses. On reading the LSB byte the timer read bit is internally reset and subsequent reads of the timer locations will return the input register values.

### **DETAILED REGISTER DESCRIPTION**

There are 5 external address bits: Thus, the host microprocessor has access to 32 locations at one time. An internal switching scheme provides a total of 67 locations.

This complete address space is organized into two pages. Page 0 contains two blocks of control registers, timers, real time clock counters, and special purpose RAM, while page 1 contains general purpose RAM. Using two blocks enables the 9 control registers to be mapped into 5 locations. The only register that does not get switched is the Main Status Register. It contains the page select bit and the register select bit as well as status information.




FIGURE 11. Timing Waveforms for Timer Mode 3, MFO Output Programmed Active High

A memory map is shown in *Figure 2* and register addressing in Table VII. They show the name, address and page locations for the DP8571A.

## TABLE VII. Register/Counter/RAM Addressing for DP8571A


PS (Note 1)	RS (Note 2	Description	ription at notalioso
ROL REC	GISTERS	battery when in the	aystal, removal of
X	ant X	Main Status Register	
ero ni	10 O	Timer 0 Control Register	
0.0	0.0	Timer 1 Control Register	
100	0	Periodic Flag Register	
0	0	Interrupt Routing Register	
0	elliden	Real Time Mode Register	
0	1	Output Mode Register	
		Interrupt Control Register 0	
080	a ting	Interrupt Control Register 1	
ITERS (C	LOCK C	ALENDAR)	nenw .nensongn
0	X	1/100, 1/10 Seconds	s (0-99)
0	_ X	Seconds	(0-59)
0	X	Minutes	(0-59)
0 018	X	Hours	(1-12, 0-23)
HOSO OU	X	Days of	
basbasi	s ut uoi	Month Mala and T	(1-28/29/30/31)
0	X	Months	(1-12)
0	X	Years	(0-99)
0	- 1/ Day		(0-99) (Note 3)
100000			(0-3)
00.0	X	Day of Week	(1-7)
R DATA F		RS 101/819 QU SOCIAL	Aiddns aibus an
0		Timer 0 LSB	
		Timer 0 MSB	
ii 10 .no	X	Timer 1 MSB	tero during initial
COMPAR	ERAM	ilered, clear the les	node has been gr
0	X	Sec Compare RAM	(0-59)
0	X	Min Compare RAM	(0-59)
0	X	Hours Compare	
		RAM	(1-12, 0-23)
0	X	DOM Compare	The second second second
			(1-28/29/30/31
0	X		
			(1-12)
uot O iboi	ed XII-	DOW Compare RAM	(1-7)
SAVE RA	- D2 .M		
SAVE RA	M X	Seconds Time Save I	RAM
0 0	X	Seconds Time Save R Minutes Time Save R	
uer (0 reu	X -		AM
0 0	X	Minutes Time Save R Hours Time Save RA Day of Month Time S	AM M ave RAM
0 0	X	Minutes Time Save R Hours Time Save RA	AM M ave RAM
0 0 0	X X X X X	Minutes Time Save RA Hours Time Save RA Day of Month Time Sa Months Time Save RA	AM M ave RAM
0 0 0	X X X X X	Minutes Time Save R Hours Time Save RA Day of Month Time S	AM M ave RAM AM
	(Note 1)  ROL REC  X 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(Note 1) (Note 2	Note 1)   (Note 2)   Description

Note 1: PS—Page Select (Bit D7 of Main Status Register)

Note 2: RS—Register Select (Bit D6 of Main Status Register)

Note 3: The LSB counters count 0-99 until the hundreds of days counter reaches 3. Then the LSB counters count to 65 or 66 (if a leap year). The rollover is from 365/366 to 1.

## MAIN STATUS REGISTER AND AND ARRANGE AND A




The Main Status Register is always located at address 0 regardless of the register block or the page selected.

**D0:** This read only bit is a general interrupt status bit that is taken directly from the interrupt pins. The bit is a one when an interrupt is pending on either the INTR pin or the MFO pin (when configured as an interrupt). This is unlike D3-D5 which can be set by an internal event but may not cause an interrupt. This bit is reset when the interrupt status bits in the Main Status Register are cleared.

D1-D5: These five bits of the Main Status Register are the main interrupt status bits. Any bit may be a one when any of the interrupts are pending. Once an interrupt is asserted the  $\mu P$  will read this register to determine the cause. These interrupt status bits are not reset when read. Except for D1, to reset an interrupt a one is written back to the corresponding bit that is being tested. D1 is reset whenever the  $\overline{PFAIL}$  pin = logic 1. This prevents loss of interrupt status when reading the register in a polled mode. D1, D3-D5 are set regardless of whether these interrupts are masked or not by bits D6 and D7 of Interrupt Control Registers 0 and 1.

**D6 and D7:** These bits are Read/Write bits that control which register block or RAM page is to be selected. Bit D6 controls the register block to be accessed (see memory map). The memory map of the clock is further divided into two memory pages. One page is the registers, clock and timers, and the second page contains 31 bytes of general purpose RAM. The page selection is determined by bit D7.

# Functional Description (Continued) TIMER 0 AND 1 CONTROL REGISTER



These registers control the operation of the timers. Each timer has its own register.

D0: This bit will Start (1) or Stop (0) the timer. When the timer is stopped the timer's prescaler and counter are reset, and the timer will restart from the beginning when started again. In mode 0 on time out the TSS bit is internally reset.


**D1** and **D2**: These control the count mode of the timers. See Table VI.

D3-D5: These bits control which clock signal is applied to the timer's counter input. Refer to Table IV for details.

D6: This is the read bit. If a one is written into this location it will cause the contents of the timer to be latched into a holding register, which can be read by the  $\mu P$  at any time. Reading the least significant byte of the timer will reset the RD bit. The timer read cycle can be aborted by writing RD to zero.

D7: The CHG bit has two mode dependent functions. In modes 0 through 2 writing a one to this bit will suspend the timer operation (without resetting the timer prescaler). However, in mode 3 this bit is used to trigger or re-trigger the count sequence as with the gate pins. If retriggering is desired using the CHG bit, it is not necessary to write a zero to this location prior to the re-trigger. The action of further writing a one to this bit will re-trigger the count.

### PERIODIC FLAG REGISTER



The Periodic Flag Register has the same bit for bit correspondence as Interrupt Control Register 0 except for D6 and D7. For normal operation (i.e., not a single supply application) this register must be written to on initial power up or after an oscillator fail event. D0-D5 are read only bits, D6 and D7 are read/write.

**D0-D5:** These bits are set by the real time rollover events: (Time Change = 1). The bits are reset when the register is read and can be used as selective data change flags.

D6: This bit performs a dual function. When this bit is read, a one indicates that an oscillator failure has occurred and the time information may have been lost. Some of the ways an oscillator failure may be caused are: failure of the crystal, shorting OSC IN or OSC OUT to GND or V<sub>CC</sub>, removal of crystal, removal of battery when in the battery backed mode (when a "0" is written to D6), lowering the voltage at the V<sub>BB</sub> pin to a value less than 2.2V when in the battery backed mode. Bit D6 is automatically set to 1 on initial power-up or an oscillator fail event. The oscillator fail flag is reset by writing a one to the clock start/stop bit in the Real Time Mode Register, with the crystal oscillating.


When D6 is written to, it defines whether the TCP is being used in battery backed (normal) or in a single supply mode application. When set to a one this bit configures the TCP for single power supply applications. This bit is automatically set on initial power-up or an oscillator fail event. When set, D6 disables the oscillator reference circuit. The result is that the oscillator is referenced to  $V_{\rm CC}.$  When a zero is written to D6 the oscillator reference is enabled, thus the oscillator is referenced to  $V_{\rm BB}.$  This allows operation in standard battery standby applications.

At initial power on, if the DP8571A is going to be programmed for battery backed mode, the  $V_{BB}$  pin should be connected to a potential in the range of 2.2V to  $V_{CC}$ -0.4V.

For single supply mode operation, the  $\dot{V}_{BB}$  pin should be connected to GND and the PFAIL pin connected to  $V_{CC}$ .

D7: Writing a one to this bit enables the test mode register at location 1F (see Table VII). This bit should be forced to zero during initialization for normal operation. If the test mode has been entered, clear the test mode register before leaving test mode. (See separate test mode application note for further details.)

### INTERRUPT ROUTING REGISTER



D0-D4: The lower 5 bits of this register are associated with the main interrupt sources created by this chip. The purpose of this register is to route the interrupts to either the MFO (multi-function pin), or to the main interrupt pin. When any bit is set the associated interrupt signal will be sent to the MFO pin, and when zero it will be sent to the INTR pin.


min/63 µs max the µP cannot read the chip.

D6: This read only bit is set and reset by the voltage at the V<sub>RR</sub> pin. It can be used by the μP to determine whether the battery voltage at the VBB pin is getting too low. A comparator monitors the battery and when the voltage is lower than 2.1V (typical) this bit is set. The power fail interrupt must be enabled to check for a low battery voltage.

D7: Time Save Enable bit controls the loading of real-timeclock data into the Time Save RAM. When a one is written to this bit the Time Save RAM will follow the corresponding clock registers, and when a zero is written to this bit the time in the Time Save RAM is frozen. This eliminates any synchronization problems when reading the clock, thus negating the need to check for a counter rollover during a read cycle.

This bit must be set to a one prior to power failing to enable the Time Save feature. When the power fails this bit is automatically reset and the time is saved in the Time Save RAM.

#### REAL TIME MODE REGISTER



D0-D1: These are the leap year counter bits. These bits are written to set the number of years from the previous leap year. The leap year counter increments on December 31st and it internally enables the February 29th counter state. This method of setting the leap year allows leap year to occur whenever the user wishes to, thus providing flexibility in implementing Japanese leap year function.

LY1	LY0	Leap Year Counter
0 0		Leap Year Current Year
0	1	Leap Year Last Year
1	0	Leap Year 2 Years Ago
1	1	Leap Year 3 Years Ago

a one is written to this bit the real time counter's prescaler and counter chain are enabled. When this bit is reset to zero the contents of the real time counter is stopped and the prescaler is cleared. When the TCP is initially powered up this bit will be held at a logic 0 until the oscillator starts functioning correctly after which this bit may be modified. If an oscillator fail event occurs, this bit will be reset to logic 0.

D4: This bit controls the operation of the interrupt output in standby mode. If set to a one it allows Alarm, Periodic, and Power Fail interrupts to be functional in standby mode. Timer interrupts will also be functional provided that bit D5 is also set. Note that the MFO and INTR pins are configured as open drain in standby mode.

If bit D4 is set to a zero then interrupt control register 0 and bits D6 and D7 of interrupt control register 1 will be reset when the TCP enters the standby mode (V<sub>BB</sub> > V<sub>CC</sub>). They will have to be re-configured when system (V<sub>CC</sub>) power is

D5: This bit controls the operation of the timers in standby mode. If set to a one the timers will continue to function when the TCP is in standby mode. The input pins TCK, G0, G1 are locked out in standby mode, and cannot be used.


Therefore external control of the timers is not possible in standby mode. Note also that MFO and T1 pins are automatically reconfigured open drain during standby.

D6 and D7: These two bits select the crystal clock frequency as per the following table:

XT1	хто	Crystal Frequency
0	0	32.768 kHz
0	na flatac	4.194304 MHz
ila Ineo	0	4.9152 MHz
1	1	32.000 kHz

All bits are Read/Write, and any mode written into this register can be determined by reading the register. On initial power up these bits are random.

### **OUTPUT MODE REGISTER**



D0 and D1: These bits are available as general purpose RAM.

D2: This bit, when set to a one makes the INTR output pin active high, and when set to a zero, it makes this pin active low.

D3: This bit controls whether the INTR pin is an open drain or push-pull output. A one indicates push-pull.


D4: This bit, when set to a one makes the MFO output pin active high, and when set to a zero, it makes this pin active low.

**D5:** This bit controls whether the MFO pin is an open drain or push-pull output. A one indicates push-pull.

D6 and D7: These bits are used to program the signal appearing at the MFO output, as follows:

D7	D6	MFO Output Signal
0	0	2nd Interrupt
0	elqiq	Timer 0 Waveform
18	X	Buffered Crystal Oscillator

### INTERRUPT CONTROL REGISTER 0




If battery backed mode is selected and the DP8571A is in standby ( $V_{BB} > V_{CC}$ ) then all bits are controlled by D4 of the Real Time Mode Register.

D0-D5: These bits are used to enable one of the selected periodic interrupts by writing a one into the appropriate bit. These interrupts are issued at the rollover of the clock. For example, the minutes interrupt will be issued whenever the minutes counter increments. In all likelihood the interrupt will be enabled asynchronously with the real time change. Therefore, the very first interrupt will occur in less than the periodic time chosen, but after the first interrupt all subse-

quent interrupts will be spaced correctly. These interrupts are useful when minute, second, real time reading, or task switching is required. When all six bits are written to a 0 this disables periodic interrupts from the Main Status Register and the interrupt pin.

**D6** and **D7**: These are individual timer enable bits. A one written to these bits enable the timers to generate interrupts to the  $\mu$ P.

### INTERRUPT CONTROL REGISTER 1



D0-D5: Each of these bits are enable bits which will enable a comparison between an individual clock counter and its associated compare RAM. If any bit is a zero then that clock-RAM comparator is set to the "always equal" state and the associated TIME COMPARE RAM byte can be used as general purpose RAM. However, to ensure that an alarm interrupt is not generated at bit D3 of the Main Status Register, all bits must be written to a logic zero.

**D6:** In order to generate an external alarm compare interrupt to the  $\mu P$  from bit D3 of the Main Status Register, this bit must be written to a logic 1. If battery backed mode is selected and the DP8571A is in standby (V<sub>BB</sub> > V<sub>CC</sub>) then this bit is controlled by D4 of the Real Time Mode Register.

D7: The MSB of this register is the enable bit for the Power Fail Interrupt. When this bit is set to a one an interrupt will be generated to the  $\mu P$  when  $\overline{PFAIL}=0$ . If battery backed mode is selected and the DP8571A is in standby (V<sub>BB</sub> > V<sub>CC</sub>) then this bit is controlled by D4 of the Real Time Mode Register.

This bit also enables the low battery detection analog circuitry.

If the user wishes to mask the power fail interrupt, but utilize the analog circuitry, this bit should be enabled, and the Routing Register can be used to route the interrupt to the MFO pin. The MFO pin can then be left open or configured as the Timer 0 or buffered oscillator output.

Leep Year Counter	174
Leap Year 3 Years Ago	

D7	D6	D5	D4	D3	D2	the ID pin.	DO anoil	
	Register PS =		ADDRESS = 0		D7 in the Parin	tid of 2 a oniti	w vd alsom te	Reset by writing
R/W	R/W	R/W <sup>1</sup>	R/W <sup>1</sup>	R/W <sup>1</sup>	R/W <sup>1</sup>	R <sup>2</sup>	R3	1 to bit.
Page In	Register	Timer 1	Timer 0	Alarm	Periodic	Power Fail	Interrupt	2. Set/reset b
Select	Select	Interrupt	Interrupt	Interrupt	Interrupt	Interrupt	Status	voltage at
								are remove
imer 0 Cont	rol Register PS	S = 0 RS $=$	0 Address =	01H	lor more informa	888-MA of 18	s cleared. Ret	Disable bit i
Count Hold	Timer	Input Clock	Input Clock	Input Clock	Mode	Mode	Timer	All Bits R/W
Gate	Read	Select C2	Select C1	Select C0	Select M1	Select M0	Start/Stop	atama too
Fimer 1 Cont	rol Register PS	S=0 R:	$S = 0$ $\Delta c$	ddress = 02H		in Table 1.	ter) as shown	
C 2002 2002 10000	THE STREET STREET	CHARLES OF CON	Ment Anno curt			Made	DT Times	1
Count Hold Gate	Timer Read	Input Clock Select C2	Input Clock Select C1	Input Clock Select C0	Mode Select M1	Mode Select M0	Timer Start/Stop	All Bits R/W
Gale	Read	Select C2	Select C1	Select Co	Selectivii	Selectivio	Start/Stop	99.788
Periodic Flag	Register PS =	= 0 RS =	= 0 Addr	ess = 03H	-			
R/W	R/W <sup>4</sup>	R <sup>5</sup>	R <sup>5</sup>	R <sup>5</sup>	R <sup>5</sup>	R <sup>5</sup>	R <sup>5</sup>	4. Read Osc
				100	Seconds	10 Second	Minute	Write 0 Bat
Test	Osc. Fail/	1 ms	10 ms	100 ms	Jeconus	10 Second	Millinte	Backed Mc
Mode State of This selection This selection This	Single Supply	Flag To the method to the meth	Flag	Flag	Flag	Flag	Flag	Write 1 Sin Supply Mo 5. Reset by positive ed of read.
Mode see 1. This see arouning.	Single Supply	Flag To the method to the meth	Flag	Flag	Flag	Flag	Flag	Write 1 Sing Supply Mod 5. Reset by positive edge of read.
Mode  sid T to ste Annual to se ent to steps Interrupt Rou R/W	Single Supply	Flag T	Flag	Flag  Address = 04	Flag	Flag of ent 2000 to too enswitch deate of brick A emit Leaft of	Flag  Flag	Write 1 Sing Supply Mod 5. Reset by positive edg of read.
Mode  Interrupt Rou  R/W  Time Save	Single Supply  Iting Register R6	Flag PS = 0 R/W	Flag  RS = 0  R/W	Flag  Address = 04  R/W	Flag gowold and aff refu hotsigeff about the R/W	Flag of edit croot to co erevifica drafa of brock A emiT LasR of croot adi enta	Flag di qoo enewii (xonqqs)briooc en t existi yer oritrii EQ fild o existi (Xoolo) qoi R/W	Write 1 Sing Supply Mod 5. Reset by positive edg of read.
Mode  aid The leave the state of the state o	Single Supply	PS = 0 R/W Power Fail	Flag  RS = 0  R/W  Timer 1	Flag  Address = 04  R/W  Timer 0	Flag  H  R/W  Alarm	Flag  R/W  Periodic	Flag R/W Power Fail	Write 1 Sing Supply Mod 5. Reset by positive edg of read.
Mode  minute be a series of the series of th	sting Register R6  Low Battery Flag	PS = 0 R/W Power Fail Delay Enable	RS = 0 R/W Timer 1 Int. Route MFO/INT	Flag  Address = 04  R/W  Timer 0  Int. Route	Flag  R/W  Alarm Int. Route MFO/INT	R/W Periodic Int. Route	R/W Power Fail Int. Route	Write 1 Sin. Supply Mod 5. Reset by positive ed of read.  6. Set and reset by VBB
Mode and Mod	single Supply  iting Register R6  Low Battery Flag  ode Register P	PS = 0 R/W Power Fail Delay Enable S = 0 R	Flag  RS = 0  R/W  Timer 1 Int. Route  MFO/INT  S = 1  A	Address = 04 R/W Timer 0 Int. Route MFO/INT ddress = 01H	Flag  R/W  Alarm Int. Route MFO/INT	R/W Periodic Int. Route MFO/INT	R/W Power Fail Int. Route MFO/INT	positive edge of read.  6. Set and res by VBB voltage.
Mode and Mod	single Supply  iting Register R6  Low Battery Flag  ode Register P	PS = 0 R/W Power Fail Delay Enable S = 0 R Timers EN	Flag  RS = 0  R/W  Timer 1 Int. Route MFO/INT  S = 1  A Interrupt EN	Flag  Address = 04  R/W  Timer 0 Int. Route MFO/INT  ddress = 01H	Flag  H  R/W  Alarm Int. Route MFO/INT  H  12/24 Hr.	R/W Periodic Int. Route MFO/INT	R/W Power Fail Int. Route	Write 1 Sing Supply Mod 5. Reset by positive edg of read. 6. Set and res by V <sub>BB</sub>
Mode	Single Supply  Iting Register R6  Low Battery Flag  Ode Register P  Crystal Freq. XT0	PS = 0 R/W Power Fail Delay Enable S = 0 R Timers EN on Back-Up	RS = 0 R/W Timer 1 Int. Route MFO/INT S = 1 A Interrupt EN on Back-Up	Flag  Address = 0.4  R/W  Timer 0  Int. Route  MFO/INT  ddress = 01t  Clock  Start/Stop	Flag  R/W  Alarm Int. Route MFO/INT	R/W Periodic Int. Route MFO/INT	R/W Power Fail Int. Route MFO/INT	Write 1 Sing Supply Mod 5. Reset by positive edg of read. 6. Set and res by V <sub>BB</sub> voltage.
Mode  and I had a	single Supply  iting Register R6  Low Battery Flag  ode Register P	PS = 0 R/W Power Fail Delay Enable S = 0 R Timers EN on Back-Up	RS = 0 R/W Timer 1 Int. Route MFO/INT S = 1 A Interrupt EN on Back-Up	Flag  Address = 04  R/W  Timer 0 Int. Route MFO/INT  ddress = 01H	Flag  H  R/W  Alarm Int. Route MFO/INT  H  12/24 Hr.	R/W Periodic Int. Route MFO/INT	R/W Power Fail Int. Route MFO/INT	Write 1 Sing Supply Mod 5. Reset by positive edg of read. 6. Set and res by V <sub>BB</sub> voltage.
Mode  and I had a second record recor	Single Supply  Iting Register R6  Low Battery Flag  Ode Register P  Crystal Freq. XT0	PS = 0 R/W Power Fail Delay Enable S = 0 R Timers EN on Back-Up 0 RS =	RS = 0 R/W Timer 1 Int. Route MFO/INT S = 1 AInterrupt EN on Back-Up = 1 Addr MFO	Flag  Address = 04 R/W  Timer 0 Int. Route MFO/INT  ddress = 01H  Clock Start/Stop  ess = 02H  INTR	Flag  H  R/W  Alarm Int. Route MFO/INT  H  12/24 Hr. Mode  INTR	R/W Periodic Int. Route MFO/INT Leap Year MSB	R/W Power Fail Int. Route MFO/INT Leap Year LSB	Write 1 Sing Supply Mod 5. Reset by positive edg of read.  6. Set and rese by VBB voltage.  All Bits R/W
Mode service of the s	single Supply  iting Register R6  Low Battery Flag  cde Register P  Crystal Freq. XT0  Register PS =	PS = 0 R/W Power Fail Delay Enable S = 0 Timers EN on Back-Up	RS = 0 R/W Timer 1 Int. Route MFO/INT S = 1 A Interrupt EN on Back-Up = 1 Addr	Flag  Address = 04  R/W  Timer 0 Int. Route MFO/INT  ddress = 01H  Clock Start/Stop  ess = 02H	Flag  R/W  Alarm Int. Route MFO/INT  H  12/24 Hr. Mode	R/W Periodic Int. Route MFO/INT	R/W Power Fail Int. Route MFO/INT	Write 1 Sing Supply Mod 5. Reset by positive edg of read. 6. Set and res by V <sub>BB</sub> voltage.
mode and mod	single Supply  Iting Register R6  Low Battery Flag  Ode Register P  Crystal Freq. XTO  Register PS =  MFO as	PS = 0 R/W Power Fail Delay Enable S = 0 Timers EN on Back-Up 0 RS =	RS = 0 R/W Timer 1 Int. Route MFO/INT S = 1 AInterrupt EN on Back-Up = 1 Addr MFO	Flag  Address = 04 R/W  Timer 0 Int. Route MFO/INT  ddress = 01H  Clock Start/Stop  ess = 02H  INTR	Flag  H R/W Alarm Int. Route MFO/INT H 12/24 Hr. Mode  INTR Active HI/LO	R/W Periodic Int. Route MFO/INT Leap Year MSB	R/W Power Fail Int. Route MFO/INT Leap Year LSB	Write 1 Sin. Supply Mod 5. Reset by positive ed of read.  6. Set and res by VBB voltage.  All Bits R/W
mode and mod	single Supply  atting Register R6  Low Battery Flag  ode Register P  Crystal Freq. XT0  Register PS = MFO as Timer 0	PS = 0 R/W Power Fail Delay Enable S = 0 Timers EN on Back-Up 0 RS =	Flag  RS = 0  R/W  Timer 1 Int. Route MFO/INT  S = 1  Interrupt EN on Back-Up  = 1  Addr  MFO  Active HI/LO	Address = 04 R/W Timer 0 Int. Route MFO/INT ddress = 01H Clock Start/Stop ess = 02H INTR PP/OD	Flag  H R/W Alarm Int. Route MFO/INT H 12/24 Hr. Mode  INTR Active HI/LO	R/W Periodic Int. Route MFO/INT Leap Year MSB	R/W Power Fail Int. Route MFO/INT Leap Year LSB	Write 1 Sin. Supply Mod 5. Reset by positive ed of read.  6. Set and res by VBB voltage.  All Bits R/W
Mode and Mod	single Supply  Itting Register R6  Low Battery Flag  Index Register Page Crystal Freq. XTO  Register PS = MFO as Timer 0	PS = 0 R/W Power Fail Delay Enable S = 0 R Timers EN on Back-Up 0 PS = 0 PS = 0	RS = 0 R/W Timer 1 Int. Route MFO/INT S = 1 A Interrupt EN on Back-Up = 1 Addr MFO Active HI/LO RS = 1	Address = 04 R/W Timer 0 Int. Route MFO/INT ddress = 01H Clock Start/Stop ess = 02H INTR PP/OD Address = 0	Flag  H  R/W  Alarm Int. Route MFO/INT  H  12/24 Hr. Mode  INTR Active HI/LO	R/W Periodic Int. Route MFO/INT Leap Year MSB	R/W Power Fail Int. Route MFO/INT Leap Year LSB	Write 1 Sin. Supply Mod 5. Reset by positive ed of read.  6. Set and res by VBB voltage.  All Bits R/W
mode and mod	single Supply  Itting Register R6  Low Battery Flag  Index Register Poly Crystal Freq. XT0  Register PS = MFO as Timer 0  Ittrol Register C	PS = 0 R/W Power Fail Delay Enable S = 0 R Timers EN on Back-Up 0 PS = 0 1 ms	RS = 0 R/W Timer 1 Int. Route MFO/INT S = 1 A Interrupt EN on Back-Up = 1 Addr MFO Active HI/LO RS = 1 10 ms	Flag  Address = 04 R/W  Timer 0 Int. Route MFO/INT  ddress = 01H  Clock Start/Stop  ess = 02H  INTR PP/OD  Address = 0 100 ms	Flag  H  R/W  Alarm Int. Route MFO/INT  H  12/24 Hr. Mode  INTR Active HI/LO  D3H  Seconds	R/W Periodic Int. Route MFO/INT Leap Year MSB RAM	R/W Power Fail Int. Route MFO/INT Leap Year LSB RAM	Write 1 Sin. Supply Mod 5. Reset by positive ed of read.  6. Set and res by V <sub>BB</sub> voltage.  All Bits R/W
mode  minute properties of the content of the conte	single Supply  atting Register R6  Low Battery Flag  adde Register P  Crystal Freq. XTO  Register PS = MFO as Timer 0  attrol Register (  Timer 0 Interrupt Enable	PS = 0 R/W Power Fail Delay Enable S = 0 R Timers EN on Back-Up O PS = 0 1 ms Interrupt Enable	Flag  RS = 0  R/W  Timer 1 Int. Route MFO/INT  S = 1 Addr  MFO Active HI/LO  RS = 1 10 ms Interrupt Enable	Address = 04 R/W Timer 0 Int. Route MFO/INT ddress = 01H Clock Start/Stop ess = 02H INTR PP/OD Address = 0 100 ms Interrupt Enable	Flag  H R/W Alarm Int. Route MFO/INT H 12/24 Hr. Mode  INTR Active HI/LO 03H Seconds Interrupt Enable	R/W Periodic Int. Route MFO/INT Leap Year MSB RAM	R/W Power Fail Int. Route MFO/INT  Leap Year LSB  RAM  Minute Interrupt	Write 1 Sing Supply Mod 5. Reset by positive edg of read.  6. Set and resp by VBB voltage.  All Bits R/W
mode many mode many many many many many many many many	single Supply  atting Register R6  Low Battery Flag  de Register P  Crystal Freq. XT0  Register PS =  MFO as Timer 0  Interrupt Enable	PS = 0 R/W Power Fail Delay Enable S = 0 Timers EN on Back-Up 0 PS = 0 1 ms Interrupt Enable	Flag  RS = 0  R/W  Timer 1 Int. Route MFO/INT  S = 1  A Interrupt EN on Back-Up  = 1  Addr  MFO Active HI/LO  RS = 1  10 ms Interrupt Enable  RS = 1	Address = 04 R/W Timer 0 Int. Route MFO/INT ddress = 01H Clock Start/Stop ess = 02H INTR PP/OD Address = 0 100 ms Interrupt Enable Address = 0	Flag  H R/W  Alarm Int. Route MFO/INT  H 12/24 Hr. Mode  INTR Active HI/LO  33H  Seconds Interrupt Enable	R/W Periodic Int. Route MFO/INT Leap Year MSB RAM	R/W Power Fail Int. Route MFO/INT  Leap Year LSB  RAM  Minute Interrupt Enable	Write 1 Sing Supply Mod 5. Reset by positive edg of read.  6. Set and resp by VBB voltage.  All Bits R/W
mode  minimum beautiful and a second and a s	single Supply  atting Register R6  Low Battery Flag  adde Register P  Crystal Freq. XTO  Register PS = MFO as Timer 0  attrol Register (  Timer 0 Interrupt Enable	PS = 0 R/W Power Fail Delay Enable S = 0 R Timers EN on Back-Up O PS = 0 1 ms Interrupt Enable	Flag  RS = 0  R/W  Timer 1 Int. Route MFO/INT  S = 1 Addr  MFO Active HI/LO  RS = 1 10 ms Interrupt Enable	Address = 04 R/W Timer 0 Int. Route MFO/INT ddress = 01H Clock Start/Stop ess = 02H INTR PP/OD Address = 0 100 ms Interrupt Enable	Flag  H R/W Alarm Int. Route MFO/INT H 12/24 Hr. Mode  INTR Active HI/LO 03H Seconds Interrupt Enable	R/W Periodic Int. Route MFO/INT Leap Year MSB RAM	R/W Power Fail Int. Route MFO/INT  Leap Year LSB  RAM  Minute Interrupt	Write 1 Sing Supply Mod 5. Reset by positive edg of read.  6. Set and res by VBB voltage.  All Bits R/W

## **Application Hints**

Suggested initialization procedure for DP8571A in battery backed applications that use the  $V_{BB}$  pin.

- Enter the test mode by writing a 1 to bit D7 in the Periodic Flag Register.
- 2. Write zero to the RAM/TEST mode Register located in page 0, address HEX 1F.
- 3. Leave the test mode by writing a 0 to bit D7 in the Periodic Flag Register. Steps 1, 2, 3 guarantee that if the test mode had been entered during power on (due to random pulses from the system), all test mode conditions are cleared. Most important is that the OSC Fail Disable bit is cleared. Refer to AN-589 for more information on test mode operation.
- After power on (V<sub>CC</sub> and V<sub>BB</sub> powered), select the correct crystal frequency bits (D7, D6 in the Real Time Mode Register) as shown in Table 1.

Table 1

No. of The Control of	District I	Marche
Frequency	D7   S	D6
32.768 KHz	0	0
4.194304 MHz	0	1
8 0 4.9152 MHz	1	0
32.0 KHz	112	SDRODDES

- Set a 3 second(approx) software counter. The crystal oscillator may take 1 second to start.
  - 5.1 Write a 1 to bit D3 in the Real Time Mode Register (try to start the clock). Make sure the crystal select bits remain the same as in step 1. Under normal operation, this bit can be set only if the oscillator is running. During the software loop, RAM, real time counters, output configu-

- ration, interrupt control and timer functions may be initialized.
- 6. Test bit D6 in the Periodic Flag Register:


Control and Status Register Address Bit Map

IF a 1, go to 5.1 If this bit remains a 1 after 3 seconds, then abort and check hardware. The crystal may be defective or not installed. There may be a short at OSC IN or OSC OUT to  $V_{CC}$  or GND, or to some impedance that is less than 10 M $\Omega$ .

IF a 0, then the oscillator is running, go to step 7.

- Write a 0 to bit D6 in the Periodic Flag Register. This action puts the clock chip in the battery backed mode. This mode can be entered only if the OSC fail flag (bit D6 of the Periodic Flag Register) is a 0. Reminder, bit D6 is a dual function bit. When read, D6 returns oscillator status. When written, D6 causes either the Battery Backed Mode, or the Single Supply Mode of operation. The only method to ensure the chip is in the battery backed mode is to measure the waveform at the OSC OUT pin. If the battery backed mode was selected successfully, then the peak to peak waveform at OSC OUT is referenced to the battery voltage. If not in battery backed mode, the waveform is referenced to V<sub>CC</sub>. The measurement should be made with a high impedance low capacitance probe (10 MΩ, 10 pF oscilloscope probe or better). Typical peak to peak swings are within 0.6V of V<sub>CC</sub> and ground respectively.
- Write a 1 to bit D7 of Interrupt Control Register 1. This action enables the PFAIL pin and associated circuitry.
- Write a 1 to bit D4 of the Real Time Mode Register. This
  action ensures that bit D7 of Interrupt Control Register
  1 remains a 1 when V<sub>BB</sub> > V<sub>CC</sub> (standby mode).
- 10. Initialize the rest of the chip as needed.

**Typical Application** 



\*These components may be necessary to meet UL requirements for lithium batteries. Consult battery manufacturer.





FIGURE A1. Typical Interface Where the "Write Strobe" is Synchronized to the Decrementing Clock of the Timer



## DP8572A/DP8572AM Real Time Clock (RTC)

## 

The DP8572A (8572AM—militarized version) is intended for use in microprocessor based systems where information is required for multi-tasking, data logging or general time of day/date information. This device is implemented in low voltage silicon gate microCMOS technology to provide low standby power in battery back-up environments. The circuit's architecture is such that it looks like a contiguous block of memory or I/O ports. The address space is organized as 2 software selectable pages of 32 bytes. This includes the Control Registers, the Clock Counters, the Alarm Compare RAM, and the Time Save RAM. Any of the RAM locations that are not being used for their intended purpose may be used as general purpose CMOS RAM.

Time and date are maintained from 1/100 of a second to year and leap year in a BCD format, 12 or 24 hour modes. Day of week, day of month and day of year counters are provided. Time is controlled by an on-chip crystal oscillator requiring only the addition of the crystal and two capacitors. The choice of crystal frequency is program selectable.

Power failure logic and control functions have been integrated on chip. This logic is used by the RTC to issue a power fail interrupt, and lock out the  $\mu p$  interface. The time power fails may be logged into RAM automatically when  $V_{BB} >$ 

 $V_{CC}$ . Additionally, two supply pins are provided. When  $V_{BB} \ge V_{CC}$ , internal circuitry will automatically switch from the main supply to the battery supply. Status bits are provided to indicate initial application of battery power, system power, and low battery detect. (Continued)

### **Features**

- Full function real time clock/calendar 1991= 30
  - 12/24 hour mode timekeeping
  - Day of week and day of years counters
  - Four selectable oscillator frequencies
  - Parallel resonant oscillator
- Power fail features
  - Internal power supply switch to external battery
  - Power Supply Bus glitch protection
- Automatic log of time into RAM at power failure
- On-chip interrupt structure
  - Periodic, alarm, and power fail interrupts
- Up to 44 bytes of CMOS RAM
- MIL-STD-883C compliant
- SMD #5962-91641-01MJX (future)




FIGURE 1 if omse crif to enig fla no

TL/F/9980-1

### 8572A

### Absolute Maximum Ratings (Notes 1 & 2) Specifications for the 883 version of this product are listed separately.

-0.5V to +7.0VSupply Voltage (Vcc) -0.5V to  $V_{CC} + 0.5V$ DC Input Voltage (VIN) DC Output Voltage (VOUT) -0.5V to  $V_{CC} + 0.5$ V Storage Temperature Range -65°C to +150°C Power Dissipation (PD) 500 mW

Lead Temperature (Soldering, 10 sec.)

Operation Conditions

Supply Voltage (VBB) (Note 3)

DC Input or Output Voltage (V<sub>IN</sub>, V<sub>OUT</sub>)

Operation Temperature (T<sub>A</sub>)

Min Max Unit Supply Voltage (V<sub>CC</sub>) (Note 3) 4.5 5.5 2.2 V<sub>CC</sub>-0.4 V

Electr-Static Discharge Rating TBD

Transistor Count 10.300

Typical Values amate a beast nosasoongo olarini sau θJA DIP Board Denization of benup 59°C/W a balmemelam a Socket and notemplate at 65°C/W θ<sub>JA</sub> PLCC Board Colom et ap nooille et a 80°C/W so of a seminorary Socket a viewed of sewood value 88°C/W

## **DC Electrical Characteristics**

Symbol	Parameter Parameter	Conditions	Min	Max	Units
V <sub>IH</sub>	High Level Input Voltage (Note 4)	Any Inputs Except OSC IN, OSC IN with External Clock	2.0 V <sub>BB</sub> -0.1	bons that are	V loca
J batteryJIV	Low Level Input Voltage	All Inputs Except OSC IN OSC IN with External Clock	re maintained fro at in a BCD form	0.8	V V
V <sub>OH</sub>	High Level Output Voltage (Excluding OSC OUT)	$I_{OUT} = -20 \mu A$ $I_{OUT} = -4.0 \text{ mA}$	V <sub>CC</sub> -0.1	of week, da ided. Time is	V Day
V <sub>OL</sub>	Low Level Output Voltage (Excluding OSC OUT)	$I_{OUT} = 20 \mu A$ $I_{OUT} = 4.0 \text{ mA}$	addition of the or stal frequency is	0.1 0.25	ent V
I <sub>IN</sub>	Input Current (Except OSC IN)	$V_{IN} = V_{CC}$ or GND	o and control tune	±1.0	μΑ
loz	Output TRI-STATE® Current	V <sub>OUT</sub> = V <sub>CC</sub> or GND	fock out the up i	±5.0	μΑ
I <sub>LKG</sub>	Output High Leakage Current MFO, INTR Pins	V <sub>OUT</sub> = V <sub>CC</sub> or GND Outputs Open Drain	jed into RAM au	±5.0	μΑ
Icc	Quiescent Supply Current (Note 7)	$\begin{aligned} &F_{OSC} = 32.768 \; kHz \\ &V_{IN} = V_{CC} \; or \; GND \; (Note \; 5) \\ &V_{IN} = V_{CC} \; or \; GND \; (Note \; 6) \\ &V_{IN} = V_{IH} \; or \; V_{IL} \; (Note \; 6) \end{aligned}$	mst	250 1.0 12.0	μΑ mA mA
	-m-	F <sub>OSC</sub> = 4.194304 MHz or 4.9152 MHz V <sub>IN</sub> = V <sub>CC</sub> or GND (Note 6) V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 6)		8 20	mA mA
lcc	Quiescent Supply Current (Single Supply Mode) (Note 7)	$\begin{array}{c} V_{BB} = \text{GND} \\ V_{IN} = V_{CC} \text{ or GND} \\ F_{OSC} = 32.768 \text{ kHz} \\ F_{OSC} = 4.9152 \text{ MHz or} \\ 4.194304 \text{ MHz} \end{array}$	108 Power Supply Switch Soulich Logic	40 7.5	μA mA
IBB	Standby Mode Battery Supply Current (Note 7)	V <sub>CC</sub> = GND OSC OUT = open circuit, other pins = GND FOSC = 32.768 kHz FOSC = 4.9152 MHz or 4.194304 MHz	SS MR — Jup SO — Loglo D=7 / _ Loglo	10 400	μ <b>Α</b> μ <b>Α</b>
IBLK	Battery Leakage	$ \begin{array}{c} 2.2 V \leq V_{BB} \leq 4.0 V \\ \text{other pins at GND} \\ V_{CC} = \text{GND, } V_{BB} = 4.0 V \\ V_{CC} = 5.5 V, V_{BB} = 2.2 V \end{array} $	-5	1.5	μA μA

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: For F<sub>OSC</sub> = 4.194304 or 4.9152 MHz, V<sub>BB</sub> minimum = 2.8V. In battery backed mode, V<sub>BB</sub> ≤ V<sub>CC</sub> −0.4V. Single Supply Mode: Data retention voltage is 2.2V min.

In single Supply Mode (Power connected to V<sub>CC</sub> pin) 4.5V  $\leq$  V<sub>CC</sub>  $\leq$  5.5V.

Note 4: This parameter (V<sub>IH</sub>) is not tested on all pins at the same time.

Note 5: This specification tests I<sub>CC</sub> with all power fail circuitry disabled, by setting D7 of Interrupt Control Register 1 to 0.

Note 6: This specification tests I<sub>CC</sub> with all power fail circuitry enabled, by setting D7 of Interrupt Control Register 1 to 1.

Note 7: OSC IN is driven by a signal generator. Contents of the Test Register = 00(H) and the MFO pin is not configured as buffered oscillator out.

### 8572A

## AC Electrical Characteristics

 $V_{CC} = 5V \pm 10\%$ ,  $V_{BB} = 3V$ ,  $V_{\overline{PFAIL}} > V_{IH}$ ,  $C_L = 100$  pF (unless otherwise specified)

Operation Conditions

Symbol	Parameter	rear appuner	Min	Max	Units
READ TIMING	A. Carolina Lamoscalina (**)	- ont to noteray	tanial off to	L Per a copy	this product
t <sub>AR</sub>	Address Valid Prior to Read Strobe	al Semiconduc-	20	portion of the	ns
t <sub>RW</sub>	Read Strobe Width (Note 8)	V0.7+ of V8.0-	80	in Mari	ns
t <sub>CD</sub>	Chip Select to Data Valid Time	Value + onV of V	0.0-	80	noV augns oc
t <sub>RAH</sub>	Address Hold after Read (Note 9)	Ve.0 + 55V 61V	3.0-3	(TuoV) spaik	V Jugans 00
t <sub>RD</sub>	Read Strobe to Valid Data	88°C to + 150°C		70	more ns
t <sub>DZ</sub>	Read or Chip Select to TRI-STATE	500 mW		60	ns
t <sub>RCH</sub>	Chip Select Hold after Read Strobe	280°C	0	mrecips) eruna	ns
t <sub>DS</sub>	Minimum Inactive Time between Read or W	rite Accesses	50	trical Cha	ns
/RITE TIMING			- Ve	±10%, Vont	$V_{CC} = 5.6V$
t <sub>AW</sub>	Address Valid before Write Strobe	Vac	20	Paren	ns
twah	Address Hold after Write Strobe (Note 9)	MINA	3 stoV	High Level Inpu	ns
t <sub>CW</sub>	Chip Select to End of Write Strobe	oso	90	Note 4)	ns
Vt <sub>WW</sub> 8.0	Write Strobe Width (Note 10)	11 IIA	80	Low Level Input	ns
t <sub>DW</sub>	Data Valid to End of Write Strobe	080	50		ns
t <sub>WDH</sub>	Data Hold after Write Strobe (Note 9)	ruo! Vala	3 -V10	High Level Outp	ns
twch	Chip Select Hold after Write Strobe	TUO! VO.E	0	Den Bulliona	ns
NTERRUPT TIMIN	G Au 03	nuol V8.8	egallov iu	oleO levsJ you	10,
tROLL	Clock Rollover to INTR Out is Typically 16.5	μs	(100	DEO BIRESTONES	
P3-13 1 13-1-35		DATE OF THE PARTY	FIRST TAXABLE PRINTS OF	THA STREET WILL STREET HER	1.0

Note 8: Read Strobe width as used in the read timing table is defined as the period when both chip select and read inputs are low. Hence read commences when both signals are low and terminates when either signal returns high.

Note 9: Hold time is guaranteed by design but not production tested. This limit is not used to calculate outgoing quality levels.

Note 10: Write Strobe width as used in the write timing table is defined as the period when both chip select and write inputs are low. Hence write commences when both signals are low and terminates when either signal returns high.

## **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	6 ns (10%-90%)
Input and Output	1.3V
Reference Levels TRI-STATE Reference	Active High + 0.5V
Levels (Note 12)	Active Fight + 0.5V
Levels (Note 12)	Active Low -0.5V

Note 11: C<sub>L</sub> = 100 pF, includes jig and scope capacitance.

Note 12: S1 = V<sub>CC</sub> for active low to high impedance measurements.

S1 = GND for active high to high impedance measurements.


S1 = open for all other timing measurements.

## Capacitance (T<sub>A</sub> = 25°C, f = 1 MHz)

Symbol	Parameter (Note 13)	Тур	Units
CIN	Input Capacitance	5	pF
Cour	Output Capacitance	7	pF

Note 13: This parameter is not 100% tested.

Note 14: Output rise and fall times 25 ns max (10%–90%) with 100 pF load.



2

AUSUILLE MAAIHUIH HALINGS (NOISS 1 0 2) The 883 specifications are written to reflect the current (at the time of printing) Rel Electrical Test Specifica-

tions (RETS) established by National Semiconductor for this product. For a copy of the latest version of the RETS please contact your local National Semiconduc-

tor sales office or distributor.	
Supply Voltage (V <sub>CC</sub> )	-0.5V to $+7.0$ V
DC Input Voltage (V <sub>IN</sub> )	-0.5V to V <sub>CC</sub> $+ 0.5$ V
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ V to $V_{CC} + 0.5$ V
Storage Temperature Range	-65°C to +150°C
Power Dissipation (PD)	500 mW
Lead Temperature (Soldering, 10	sec.) 260°C

Supply voltage (VGC) (Note o)		
Supply Voltage (VBB) (Note 3)	V2.20	V <sub>CC</sub> -0.4 V
DC Input or Output Voltage (V <sub>IN</sub> , V <sub>OUT</sub> )	0.0	Vcc
Operating Temperature (T <sub>A</sub> )	-55	+125 °C
Electro-Static Discharge Rating		1 kV
Typical Values of missilf edon't base?		
θ <sub>JA</sub> DIP Board Socket		45°C/W 52°C/W
Read Strobe to Valid Data		
Read or Chip Select to TRI-STATE		

### **DC Electrical Characteristics**

Symbol	Parameter 05	Vcc	Conditions Westerd b	NeV aaMin A	Max	Units
V <sub>IH</sub> an	High Level Input Voltage (Note 4)		All Inputs Except OSC IN. OSC IN with External Clock	2.0 V <sub>BB</sub> - 0.1		HAWAV WOOV
V <sub>IL</sub> an	Low Level Input Voltage		All Inputs Except OSC IN. OSC IN with External Clock	Write Strobs	0.8 0.1	V
V <sub>OH</sub>	High Level Output Voltage (Excluding OSC OUT)	5.5V 5.5V	$I_{OUT} = -20 \mu\text{A}$ $I_{OUT} = -4.0 \text{mA}$	V <sub>CC</sub> = 0.1		HOWIV
V <sub>OL</sub>	Low Level Output Voltage (Excluding OSC OUT)	5.5V 5.5V	$I_{OUT} = 20 \mu A$ $I_{OUT} = 4.0 \text{ mA}$	- 10 (C) de e10	0.1 0.25	V
I <sub>IN</sub>	Input Current (Except OSC IN)	5.5V	V <sub>IN</sub> = V <sub>CC</sub> or GND	NOTION AGOIC	±1.0	μΑ
loz	Output TRI-STATE Current	5.5V	V <sub>OUT</sub> = V <sub>CC</sub> or GND	nedw setanimat br	±5.0	μА
lcc	Quiescent Supply Current (Note 7)	5.5V 5.5V 5.5V	$\begin{aligned} F_{OSC} &= 32.768 \text{ kHz} \\ V_{IN} &= V_{CC} \text{ or GND (Note 5)} \\ V_{IN} &= V_{CC} \text{ or GND (Note 6)} \\ V_{IN} &= V_{IH} \text{ or } V_{IL} \text{ (Note 6)} \end{aligned}$	teranteed by design with width as used in the relations of terminates when	275 1.0 12.0	μA mA mA
,		5.5V 5.5V	$F_{OSC} = 4.9152 \text{ MHz}$ $V_{IN} = V_{CC} \text{ or GND (Note 6)}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 6)}$	vels Fall Times	8 9 9 20 9 9 3 0 0 0 0 0	mA
lcc	Quiescent Supply Current (Single Supply Mode)5.5V (Note 7)	5.5V	$V_{BB} = GND$ , $V_{IN} = V_{CC}$ or GND $F_{OSC} = 32.768 \text{ kHz}$ $F_{OSC} = 4.9152 \text{ MHz}$	eels elemence 2)	40 7.5	μA mA
I <sub>BB</sub>	Standby Mode Battery Supply Current (Note 7)	OV OV	OSC OUT = Open Circuit, Other Pins = GND FOSC = 32.768 kHz FOSC = 4.9152 MHz	r active low to high r active high to high v all other braing in	10 400	μA μA
I <sub>BLK</sub>	Battery Leakage	5.5V 5.5V 5.5V	2.2V ≤ V <sub>BB</sub> ≤ 4.0V 25°C -55°C + 125°C	Page 13) (Note 13) -5	1.5 3.5 3.5	μΑ μΑ μΑ

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

In single Supply Mode (Power connected to  $V_{CC}$  pin) 4.5V  $\leq$   $V_{CC} \leq$  5.5V.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: For F<sub>OSC</sub> = 4.194304 or 4.9152 MHz, V<sub>BB</sub> minimum = 2.8V. In battery backed mode, V<sub>BB</sub> ≤ V<sub>CC</sub> − 0.4V. The 35 second list beautiful based to guid a shall be second list beautiful based to guid a shall be second list beautiful based to guid a shall be second list beautiful based to guid be shall be second list beautiful based to guid be shall be second list beautiful based to guid be shall be sh Single Supply Mode: Data retention voltage is 2.2V min.

Note 4: This parameter (VIH) is not tested on all pins at the same time.

Note 5: This specification tests I<sub>CC</sub> with all power fail circuitry disabled, by setting D7 of Interrupt Control Register 1 to 0.

Note 6: This specification tests I<sub>CC</sub> with all power fail circuitry enabled, by setting D7 of Interrupt Control Register 1 to 1.

Note 7: OSC IN is driven by a signal generator. Contents of the Test Register = 00(H) and the MFO pin is not configured as buffered oscillator out.

Timing Waveforms

## 8572AM—Military Version

## **AC Electrical Characteristics**

 $V_{CC} = 4.5V$  and 5.5V,  $V_{BB} = 3V$ ,  $V_{\overline{PFAIL}} > V_{IH}$ ,  $C_L = 100$  pF (unless otherwise specified)

Symbol	Parameter	e tubrantina	Min	Max	Units
EAD TIMING	X.		X	A-0A	
t <sub>AR</sub>	Address Valid Prior to Read Strobe	- QA	20		ns
t <sub>RW</sub>	Read Strobe Width (Note 8)	1	80		ns
t <sub>CD</sub>	Chip Select to Data Valid Time			80	ns
t <sub>RD</sub>	Read Strobe to Valid Data			70	ns
t <sub>DZ</sub>	Read or Chip Select to TRI-STATE	1		9月 60	ns
t <sub>RCH</sub>	Chip Select Hold after Read Strobe		0		ns
t <sub>DS</sub>	Minimum Inactive Time between Read or Write Accesse	s	50		ns
RITE TIMING	stational Valid Data	estread or	CONSTRUCTION OF STREET	ATAG	
t <sub>AW</sub>	Address Valid before Write Strobe		20		ns
t <sub>CW</sub>	Chip Select to End of Write Strobe		90		ns
t <sub>WW</sub>	Write Strobe Width (Note 9)		80		ns
t <sub>DW</sub>	Data Valid to End of Write Strobe		50		ns
twch	Chip Select Hold after Write Strobe	- Independent	0	5-05	ns

Note 8: Read Strobe width as used in the read timing table is defined as the period when both chip select and read inputs are low. Hence read commences when both signals are low and terminates when either signal returns high.

Note 9: Write Strobe width as used in the write timing table is defined as the period when both chip select and write inputs are low. Hence write commences when both signals are low and terminates when either signal returns high.

### **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times Input and Output	6 ns (10%-90%)
Reference Levels	1.3V
TRI-STATE Reference	Active High + 0.5V
Levels (Note 11)	Active Low -0.5V

Note 10: C<sub>L</sub> = 100 pF, includes jig and scope capacitance.

Note 11:  $S1 = V_{CC}$  for active low to high impedance measurements.

 $S1 = \mathsf{GND}$  for active high to high impedance measurements.


S1 = open for all other timing measurements.


## Capacitance ( $T_A = 25^{\circ}C$ , f = 1 MHz)

Symbol	Parameter (Note 12)	Тур	Units
CIN	Input Capacitance	5	pF
C <sub>OUT</sub>	Output Capacitance	7	pF

Note 12: This parameter is not 100% tested.

Note 13: Output rise and fall times 25 ns max (10%-90%) with 100 pF load.





## **General Description** (Continued)

The DP8572A's interrupt structure provides three basic types of interrupts: Periodic, Alarm/Compare, and Power Fail. Interrupt mask and status registers enable the masking and easy determination of each interrupt. Total A 20000

## Pin Description and Apolo and the arrist

CS, RD, WR (Inputs): These pins interface to µP control lines. The CS pin is an active low enable for the read and write operations. Read and Write pins are also active low and enable reading or writing to the RTC. All three pins are disabled when power failure is detected. However, if a read or write is in progress at this time, it will be allowed to complete its cycle.

A0-A4 (Inputs): These 5 pins are for register selection. They individually control which location is to be accessed. These inputs are disabled when power failure is detected.

OSC IN (Input): OSC OUT (Output): These two pins are used to connect the crystal to the internal parallel resonant oscillator. The oscillator is always running when power is applied to VBB and VCC, and the correct crystal select bits in the Real Time Mode Register have been set.

MFO (Output): The multi-function output can be used as a second interrupt output for interrupting the  $\mu P$ . This pin can also provide an output for the oscillator. The MFO output is configured as push-pull, active high for normal or single power supply operation and as an open drain during standby mode (V<sub>BB</sub> > V<sub>CC</sub>). If in battery backed mode and a pullup resistor is attached, it should be connected to a voltage no greater than V<sub>RR</sub>.

INTR (Output): The interrupt output is used to interrupt the processor when a timing event or power fail has occurred and the respective interrupt has been enabled. The INTR output is permanently configured active low, open drain. If in battery backed mode and a pull-up resistor is attached, it should be connected to a voltage no greater than VBB. The output is a DC voltage level. To clear the INTR, write a 1 to the appropriate bit(s) in the Main Status Register.

D0-D7 (Input/Output): These 8 bidirectional pins connect to the host µP's data bus and are used to read from and write to the RTC. When the PFAIL pin goes low and a write is not in progress, these pins are at TRI-STATE.


PFAIL (Input): In battery backed mode, this pin can have a digital signal applied to it via some external power detection logic. When PFAIL = logic 0 the RTC goes into a lockout mode, in a minimum of 30  $\mu s$  or a maximum of 63  $\mu s$  unless lockout delay is programmed. In the single power supply mode, this pin is not useable as an input and should be tied to VCC. Refer to section on Power Fail Functional Descrip-

VRR (Battery Power Pin): This pin is connected to a backup power supply. This power supply is switched to the internal circuitry when the VCC becomes lower than VBB. Utilizing this pin eliminates the need for external logic to switch in and out the back-up power supply. If this feature is not to be used then this pin must be tied to ground, the RTC programmed for single power supply only, and power applied to the Vcc pin.

V<sub>CC</sub>: This is the main system power pin. GND: This is the common ground power pin for both VBB

## **Connection Diagrams**

Dual-In-Line



TI /F/9980\_5

**Top View** 

Order Number DP8572AN or DP8572AMD/883 See NS Package Number D24C or N24C

**Plastic Chip Carrier** 



TL/F/9980-6

**Top View** 

**Order Number DP8572AV** See NS Package Number V28A

registers. A simplified block diagram that shows the major functional blocks is given in *Figure 1*.

The blocks are described in the following sections:

- 1. Real Time Clock
- 2. Oscillator Prescaler
- 3. Interrupt Logic
- 4. Power Failure Logic
- 5. Additional Supply Management

pages. A control bit in the Main Status negister is used to select either page. Figure 2 shows the basic concept. Page 0 contains all the clock timer functions, while page 1 has scratch pad RAM. The control registers are split into two separate blocks to allow page 1 to be used entirely as scratch pad RAM. Again a control bit in the Main Status Register is used to select either control register block.

TL/F/9980-7




FIGURE 2. DP8572A Internal Memory Map

### INITIAL POWER-ON of BOTH VBB and VCC

 $V_{BB}$  and  $V_{CC}$  may be applied in any sequence. In order for the power fail circuitry to function correctly, whenever power is off, the  $V_{CC}$  pin must see a path to ground through a maximum of 1  $M\Omega$ . The user should be aware that the control registers will contain random data. The first task to be carried out in an initialization routine is to start the oscillator by writing to the crystal select bits in the Real Time Mode Register. If the DP8572A is configured for single supply mode, an extra 50  $\mu A$  may be consumed until the crystal select bits are programmed. The user should also ensure that the RTC is not in test mode (see register descriptions).

### **REAL TIME CLOCK FUNCTIONAL DESCRIPTION**

As shown in Figure 2, the clock has 10 bytes of counters, which count from 1/100 of a second to years. Each counter counts in BCD and is synchronously clocked. The count sequence of the individual byte counters within the clock is shown later in Table VII. Note that the day of week, day of month, day of year, and month counters all roll over to 1. The hours counter in 12 hour mode rolls over to 1 and the AM/PM bit toggles when the hours rolls over to 12 (AM = 0, PM = 1). The AM/PM bit is bit D7 in the hours counter.

All other counters roll over to 0. Also note that the day of year counter is 12 bits long and occupies two addresses. Upon initial application of power the counters will contain random information.

### READING THE CLOCK: VALIDATED READ

Since clocking of the counter occurs asynchronously to reading of the counter, it is possible to read the counter while it is being incremented (rollover). This may result in an incorrect time reading. Thus to ensure a correct reading of the entire contents of the clock (or that part of interest), it must be read without a clock rollover occurring. In general this can be done by checking a rollover bit. On this chip the periodic interrupt status bits can serve this function. The following program steps can be used to accomplish this.

- 1. Initialize program for reading clock.
- 2. Dummy read of periodic status bit to clear it.
- 3. Read counter bytes and store.
- 4. Read rollover bit, and test it.
- 5. If rollover occured go to 3. It son tud, tid oboline a natelige FI
- 6. If no rollover, done, down set with the Power Fail Indianapart of the Power Fail Indianapart

To detect the rollover, individual periodic status bits can be polled. The periodic bit chosen should be equal to the highest frequency counter register to be read. That is if only SECONDS through HOURS counters are read, then the SECONDS periodic bit should be used.

### READING THE CLOCK: INTERRUPT DRIVEN

Enabling the periodic interrupt mask bits cause interrupts just as the clock rolls over. Enabling the desired update rate and providing an interrupt service routine that executes in less than 10 ms enables clock reading without checking for a rollover.

### READING THE CLOCK: LATCHED READ

Another method to read the clock that does not require checking the rollover bit is to write a one into the Time

Save Enable bit (D7) of the Time Save Control Register, and then to write a zero. Writing a one into this bit will enable the clock contents to be duplicated in the Time Save RAM. Changing the bit from a one to a zero will freeze and store the contents of the clock in Time Save RAM. The time then can be read without concern for clock rollover, since internal logic takes care of synchronization of the clock. Because only the bits used by the clock counters will be latched, the Time Save RAM should be cleared prior to use to ensure that random data stored in the unused bits do not confuse the host microprocessor. This bit can also provide time save at power failure, see the Additional Supply Management Functions section. With the Time Save Enable bit at a logical 0, the Time Save RAM may be used as RAM if the latched read function is not necessary.

## INITIALIZING AND WRITING TO THE CALENDAR-CLOCK

Upon initial application of power to the RTC or when making time corrections, the time must be written into the clock. To correctly write the time to the counters, the clock would normally be stopped by writing the Start/Stop bit in the Real Time Mode Register to a zero. This stops the clock from counting and disables the carry circuitry. When initializing the clock's Real Time Mode Register, it is recommended that first the various mode bits be written while maintaining the Start/Stop bit reset, and then writing to the register a second time with the Start/Stop bit set.

The above method is useful when the entire clock is being corrected. If one location is being updated the clock need not be stopped since this will reset the prescaler, and time will be lost. An ideal example of this is correcting the hours for daylight savings time. To write to the clock "on the fly" the best method is to wait for the 1/100 of a second periodic interrupt. Then wait an additional 16  $\mu$ s, and then write the data to the clock.

## PRESCALER/OSCILLATOR FUNCTIONAL DESCRIPTION

Feeding the counter chain is a programmable prescaler which divides the crystal oscillator frequency to 32 kHz and further to 100 Hz for the counter chain (see *Figure 3*). The crystal frequency that can be selected are: 32 kHz, 32.768 kHz, 4.9152 MHz, and 4.194304 MHz.




FIGURE 3. Programmable Clock Prescaler Block

2

The oscillator is programmed via the Real Time Mode Register to operate at various frequencies. The crystal oscillator is designed to offer optimum performance at each frequency. Thus, at 32.768 kHz the oscillator is configured as a low frequency and low power oscillator. At the higher frequencies the oscillator inverter is reconfigured. In addition to the inverter, the oscillator feedback bias resistor is included on chip, as shown in *Figure 4*. The oscillator input may be driven from an external source if desired. Refer to test mode application note for details. The oscillator stability is enhanced through the use of an on chip regulated power supply.

The typical range of trimmer capacitor (as shown in Oscillator Circuit Diagram Figure 4, and in the typical application) at the oscillator input pin is suggested only to allow accurate tuning of the oscillator. This range is based on a typical printed circuit board layout and may have to be changed depending on the parasitic capacitance of the printed circuit board or fixture being used. In all cases, the load capacitance specified by the crystal manufacturer (nominal value 11 pF for the 32.768 crystal) is what determines proper oscillation. This load capcitance is the series combination of capacitance on each side of the crystal (with respect to ground).




FIGURE 4. Oscillator Circuit Diagram

XTAL	Co	Ct	R <sub>OUT</sub> (Switched Internally)
32/32.768 kHz	47 pF	2 pF-22 pF	150 k $\Omega$ to 350 k $\Omega$
4.194304 MHz	68 pF	0 pF-80 pF	$500\Omega$ to $900\Omega$
4.9152 MHz	68 pF	29 pF-49 pF	$500\Omega$ to $900\Omega$

### INTERRUPT LOGIC FUNCTIONAL DESCRIPTION

The RTC has the ability to coordinate processor timing activities. To enhance this, an interrupt structure has been implemented which enables several types of events to cause interrupts. Interrupts are controlled via two Control Registers in block 1 and two Status Registers in block 0. (See Register Description for notes on paging and also *Figure 5* and Table I.)

The interrupts are enabled by writing a one to the appropriate bits in Interrupt Control Register 0 and/or 1.

TABLE I. Registers that are Applicable to Interrupt Control

Register Name	Register Select	Page Select	Address
Main Status Register	meintxnoust	a at X18 C	00H
Periodic Flag Register	noo Ovd la	0	03H
Interrupt Control Register 0	ii, Note mat id mo <b>t</b> ith oo 2 hour mod	0	03H
Interrupt Control Register 1	when the II	0	04H
Output Mode Register	1 A .0 of 19vo	0 Iters roll	02H

The Interrupt Status Flag D0, in the Main Status Register, indicates the state of INTR and MFO outputs. It is set when either output becomes active and is cleared when all RTC interrupts have been cleared and no further interrupts are pending (i.e., both INTR and MFO are returned to their inactive state). This flag enables the RTC to be rapidly polled by the  $\mu P$  to determine the source of an interrupt in a wired—OR interrupt system. (The Interrupt Status Flag provides a true reflection of all conditions routed to the external pins.) Status for the interrupts are provided by the Main Status Register and the Periodic Flag Register. Bits D1–D5 of the Main Status Register are the main interrupt bits.

These register bits will be set when their associated timing events occur. Enabled Alarm comparisons that occur will set its Main Status Register bit to a one. However, an external interrupt will only be generated if the Alarm interrupt enable bit is set (see *Figure 5*).

Disabling the periodic interrupts will mask the Main Status Register periodic bit, but not the Periodic Flag Register bits. The Power Fail Interrupt bit is set when the interrupt is enabled and a power fail event has occurred, and is not reset until the power is restored. If all interrupt enable bits are 0 no interrupt will be asserted. However, status still can be read from the Main Status Register in a polled fashion (see Figure 5).

To clear a flag in bits D2 and D3 of the Main Status Register a 1 must be written back into the bit location that is to be cleared. For the Periodic Flag Register reading the status will reset all the periodic flags.

Interrupts Fall Into Three Categories:

- 1. The Alarm Compare Interrupt: Issued when the value in the time compared RAM equals the counter.
- The Periodic Interrupts: These are issued at every increment of the specific clock counter signal. Thus, an interrupt is issued every minute, second, etc. Each of these interrupts occurs at the roll-over of the specific counter.
- 3. The Power Fail Interrupt: Issued upon recognition of a power fail condition by the internal sensing logic. The power failed condition is determined by the signal on the PFAIL pin. The internal power fail signal is gated with the chip select signal to ensure that the power fail interrupt does not lock the chip out during a read or write.

### ALARM COMPARE INTERRUPT DESCRIPTON

The alarm/time comparison interrupt is a special interrupt similar to an alarm clock wake up buzzer. This interrupt is generated when the clock time is equal to a value programmed into the alarm compare registers. Up to six bytes can be enabled to perform alarm time comparisons on the counter chain. These six bytes, or some subset thereof, would be loaded with the future time at which the interrupt will occur. Next, the appropriate bits in the Interrupt Control Register 1 are enabled or disabled (refer to detailed description of Interrupt Control Register 1). The RTC then compares these bytes with the clock time. When all the enabled compare registers equal the clock time an alarm interrupt is issued, but only if the alarm compare interrupt is enabled can the interrupt be generated externally. Each alarm compare bit in the Control Register will enable a specific byte for comparison to the clock. Disabling a compare byte is the same as setting its associated counter comparator to an "always equal" state. For example, to generate an interrupt at 3:15 AM of every day, load the hours compare with 0 3 (BCD), the minutes compare with 1 5 (BCD) and the faster counters with 0 0 (BCD), and then disable all other compare registers. So every day when the time rolls over from 3:14:59.99, an interrupt is issued. This bit may be reset by writing a one to bit D3 in the Main Status Register at any time after the alarm has been generated.

If time comparison for an individual byte counter is disabled, that corresponding RAM location can then be used as general purpose storage.

### PERIODIC INTERRUPTS DESCRIPTION

The Periodic Flag Register contains six flags which are set by real-time generated "ticks" at various time intervals, see Figure 5. These flags constantly sense the periodic signals and may be used whether or not interrupts are enabled. These flags are cleared by any read or write operation performed on this register.

To generate periodic interrupts at the desired rate, the associated Periodic Interrupt Enable bit in Interrupt Control Register 0 must be set. Any combination of periodic interrupts may be enabled to operate simultaneously. Enabled periodic interrupts will now affect the Periodic Interrupt Flag in the Main Status Register.

When a periodic event occurs, the Periodic Interrupt Flag in the Main Status Register is set, causing an interrupt to be generated. The  $\mu$ P clears both flag and interrupt by writing a "1" to the Periodic Interrupt Flag. The individual flags in the periodic Interrupt Flag Register do not require clearing to cancel the interrupt.

If all periodic interrupts are disabled and a periodic interrupt is left pending (i.e., the Periodic Interrupt Flag is still set), the Periodic Interrupt Flag will still be required to be cleared to cancel the pending interrupt.


#### POWER FAIL INTERRUPTS DESCRIPTION

The Power Fail Status Flag in the Main Status Register monitors the state of the internal power fail signal. This flag may be interrogated by the  $\mu$ P, but it cannot be cleared; it is cleared automatically by the RTC when system power is restored. To generate an interrupt when the power fails, the Power Fail Interrupt Enable bit in Interrupt Control Register 1 is set. Although this interrupt may not be cleared, it may be masked by clearing the Power Fail Interrupt Enable bit.

## POWER FAILURE CIRCUITRY FUNCTIONAL DESCRIPTION

Since the clock must be operated from a battery when the main system supply has been turned off, the DP8572A provides circuitry to simplify design in battery backed systems. This switches over to the back up supply, and isolates itself from the host system. Figure 6 shows a simplified block diagram of this circuitry, which consists of three major sections; 1) power loss logic: 2) battery switch over logic: and 3) isolation logic.

Detection of power loss occurs when PFAIL is low. Debounce logic provides a 30  $\mu s$ –63  $\mu s$  debounce time, which will prevent noise on the PFAIL pin from being interpreted as a system failure. After 30  $\mu s$ –63  $\mu s$  the debounce logic times out and a signal is generated indicating that system power is marginal and is failing. The Power Fail Interrupt will then be generated.






FIGURE 6. System-Battery Switchover (Upper Left), Power Fail and Lock-Out Circuits (Lower Right)

resistor should be connected to a voltage no greater than

If chip select is low when a power failure is detected, a safety circuit will ensure that if a read or write is held active continuously for greater than 30 µs after the power fail signal is asserted, the lock-out will be forced. If a lock-out delay is enabled, the DP8572A will remain active for 480 µs after power fail is detected. This will enable the µP to perform last minute bookkeeping before total system collapse. When the host CPU is finished accessing the RTC it may force the bus lock-out before 480 µs has elapsed by resetting the delay enable bit.

The battery switch over circuitry is completely independent of the PFAIL pin. A separate circuit compares VCC to the V<sub>BB</sub> voltage. As the main supply fails, the RTC will continue to operate from the V<sub>CC</sub> pin until V<sub>CC</sub> falls below the V<sub>BB</sub> voltage. At this time, the battery supply is switched in, V<sub>CC</sub> is disconnected, and the device is now in the standby mode. If indeterminate operation of the battery switch over circuit is to be avoided, then the voltage at the V<sub>CC</sub> pin must not be allowed to equal the voltage at the VBB pin.

After the generation of a lock-out signal, and eventual switch in of the battery supply, the pins of the RTC will be configured as shown in Table II. Outputs that have a pull-up Another status bit is the low battery detect. This bit is ggV

TABLE II. Pin Isolation during a Power Failure

neble bit is low, it to shut <b>niP</b> the low	PFAIL = Logic 0	Standby Mode V <sub>BB</sub> > V <sub>CC</sub>
CS, RD, WR	Locked Out	Locked Out
A0-A4	Locked Out	Locked Out
D0-D7	Locked Out	Locked Out
Oscillator	Not Isolated	Not Isolated
PFAIL 180	Not Isolated	Not Isolated
INTR, MFO	Not Isolated	Open Drain

The Interrupt Power Fail Operation bit in the Real-Time Mode Register determine whether or not the interrupts will continue to function after a power fail event.

As power returns to the system, the battery switch over circuit will switch back to V<sub>CC</sub> power as soon as it becomes greater than the battery voltage. The chip will remain in the locked out state as long as PFAIL = 0. When PFAIL = 1

Register should be set to a togic 1, which will disable the oscillator battery reference circuit. The power fail interrupt

the chip is unlocked, but only after another 30  $\mu s$  min  $\rightarrow$  63  $\mu s$  max debounce time. The system designer must ensure that his system is stable when power has returned.

The power fail circuitry contains active linear circuitry that draws supply current from  $V_{CC}$ . In some cases this may be undesirable, so this circuit can be disabled by masking the power fail interrupt. The power fail input can perform all lock-out functions previously mentioned, except that no external interrupt will be issued. Note that the linear power fail circuitry is switched off automatically when using  $V_{BB}$  in standby mode.

## LOW BATTERY, INITIAL POWER ON DETECT, AND POWER FAIL TIME SAVE

There are three other functions provided on the DP8572A to ease power supply control. These are an initial Power On detect circuit, which also can be used as a time keeping failure detect, a low battery detect circuit, and a time save on power failure.

On initial power up the Oscillator Fail Flag will be set to a one and the real time clock start bit reset to a zero. This indicates that an oscillator fail event has occurred, and time keeping has failed.

The Oscillator Fail flag will not be reset until the real-time clock is started. This allows the system to discriminate between an initial power-up and recovery from a power failure. If the battery backed mode is selected, then bit D6 of the Periodic Flag Register must be written low. This will not affect the contents of the Oscillator Fail Flag.

Another status bit is the low battery detect. This bit is set only when the clock is operating under the  $V_{CC}$  pin, and when the battery voltage is determined to be less than 2.1V (typical). When the power fail interrupt enable bit is low, it disables the power fail circuit and will also shut off the low battery voltage detection circuit as well.

To relieve CPU overhead for saving time upon power failure, the Time Save Enable bit is provided to do this automatically. (See also Reading the Clock: Latched Read.) The Time Save Enable bit, when set, causes the Time Save RAM to follow the contents of the clock. This bit can be reset by software, but if set before a power failure occurs, it will automatically be reset when the clock switches to the battery supply (not when a power failure is detected by the PFAIL pin). Thus, writing a one to the Time Save bit enables both a software write or power fail write.

### SINGLE POWER SUPPLY APPLICATIONS

The DP8572A can be used in a single power supply application. To achieve this, the  $V_{BB}$  pin must be connected to ground, and the power connected to  $V_{CC}$  and PFAIL pins. The Oscillator Failed/Single Supply bit in the Periodic Flag Register should be set to a logic 1, which will disable the oscillator battery reference circuit. The power fail interrupt should also be disabled. This will turn off the linear power fail detection circuits, and will eliminate any quiescent power drawn through these circuits. Until the crystal select bits are initialized, the DP8572A may consume about 50  $\mu A$  due to arbitrary oscillator selection at power on.

(This extra 50  $\mu$ A is not consumed if the battery backed mode is selected).

#### DETAILED REGISTER DESCRIPTION

There are 5 external address bits: Thus, the host microprocessor has access to 28 locations at one time. An internal switching scheme provides a total of 61 locations.

This complete address space is organized into two pages. Page 0 contains two blocks of control registers, timers, real time clock counters, and special purpose RAM, while page 1 contains general purpose RAM. Using two blocks enables the 9 control registers to be mapped into 5 locations. The only register that does not get switched is the Main Status Register. It contains the page select bit and the register select bit as well as status information.

Functional Description (Continued)

A memory map is shown in *Figure 2* and register addressing in Table III. They show the name, address and page locations for the DP8572A.

## TABLE III. Register/Counter/RAM Addressing for DP8572A


A0-4	PS (Note 1)	RS (Note 2)	Description
CONT	ROL REC	SISTERS	(External
00	X	X	Main Status Register
03	0	0	Periodic Flag Register
04	. 0	0	Time Save Control Register
01	0	1	Real Time Mode Register
02	0	1	Output Mode Register
03	0	1	Interrupt Control Register 0
04	0	1	Interrupt Control Register 1
COUN	NTERS (C	LOCK CA	LENDAR)
05	0	Χ	1/100, 1/10 Seconds (0-99)
06	0 0	X	Seconds (0-59)
07	000	X	Minutes (0-59)
08	0	X	Hours (1–12, 0–23)
09	0	X	Days of a nerthy wol at toeles girlo
	pied si	or write	Month 1801 914209 (1-28/29/30/31)
OA		en Xen	Months risht reteer (1+12) abounded
OB	toc0-out	s il Xoso	Years Illw Juo-Jool (0-99) heaza at la
OC.	u OO A	XIOS	Julian Date (LSB) (0-99) (Note 3)
0D	0 0 9 D	enX eld	Julian Date (0-3)
0E	0 0	X	Day of Week (1-7)
TIME	COMPAR	ERAM	Vinen the host CPU is finished acce
13	pseo by	he x ela	Sec Compare RAM (0-59)
14	0	X	Min Compare RAM (0-59)
15	0	X	Hours Compare
selt of	and and	NO OTTO	RAM (1–12, 0–23)
16	0	X	DOM Compare
	oo Hiw C	TA edi	RAM (1-28/29/30/31
117		C IXIS	Months Compare and mont elstedo o
NGC IS	thed in,		oftage. At 1(21-12) A spatio
18	m v0 bns	ita XII a	DOW Compare RAM (1-7) a to a nino a l
	SAVE RA	y switch	ideterminate operation of the batter
19	0	X	Seconds Time Save RAM
1A	0	X 88	Minutes Time Save RAM
1B	ve Ons	sicX at,	Hours Time Save RAM senep self self
10	270 e	ins XI th	Day of Month Time Save RAM
1D	0	X	Months Time Save RAM
1E	0	1	RAM
1F	0	X	RAM/Test Mode Register
01-1F	1	X	2nd Page General Purpose RAM
. 11		^	and ago delicial alpose ITAM

Note 1: PS—Page Select (Bit D7 of Main Status Register)

Note 2: RS-Register Select (Bit D6 of Main Status Register)

**Note 3:** The LSB counters count  $0 \rightarrow 99$  until the hundreds of days counter reaches 3. Then the LSB counters count to 65 or 66 (if a leap year). The rollover is from 365/366 to 1.

MAIN STATUS REGISTER of the horal role of the count much and state of the count mode for the count mode.



The Main Status Register is always located at address 0 regardless of the register block or the page selected.


D0: This read only bit is a general interrupt status bit that is taken directly from the interrupt pins. The bit is a one when an interrupt is pending on either the INTR pin or the MFO pin (when configured as an interrupt). This is unlike D3 which can be set by an interrupt. This bit is reset when the interrupt status bits in the Main Status Register are cleared.

D1-D3: These three bits of the Main Status Register are the main interrupt status bits. Any bit may be a one when any of the interrupts are pending. Once an interrupt is asserted the  $\mu P$  will read this register to determine the cause. These interrupt status bits are not reset when read. Except for D1, to reset an interrupt a one is written back to the corresponding bit that is being tested. D1 is reset whenever the  $\overline{PFAIL}$  pin = logic 1. This prevents loss of interrupt status when reading the register in a polled mode. D1 and D3 are set regardless of whether these interrupts are masked or not by bits D6 and D7 of Interrupt Control Registers 0 and 1.

D4-D5: General purpose RAM bits.

D6 and D7: These bits are Read/Write bits that control which register block or RAM page is to be selected. Bit D6 controls the register block to be accessed (see memory map). The memory map of the clock is further divided into two memory pages. One page is the registers, clock and timers, and the second page contains 31 bytes of general purpose RAM. The page selection is determined by bit D7.

### PERIODIC FLAG REGISTER



The Periodic Flag Register has the same bit for bit correspondence as Interrupt Control Register 0 except for D6 and D7. For normal operation (i.e., not a single supply application) this register must be written to on initial power up or after an oscillator fail event. D0-D5 are read only bits, D6 and D7 are read/write.

D0-D5: These bits are set by the real time rollover events: (Time Change = 1). The bits are reset when the register is read and can be used as selective data change flags.

D6: This bit performs a dual function. When this bit is read, a one indicates that an oscillator failure has occurred and the time information may have been lost. Some of the ways an oscillator failure might be caused are: failure of the crystal, shorting OSC IN or OSC OUT to GND or V<sub>CC</sub>, removal of crystal, removal of battery when in the battery backed mode (when a "0" is written to D6), lowering the voltage at the V<sub>BB</sub> pin to a value less than 2.2V when in the battery backed mode. Bit D6 is automatically set to 1 on initial power-up or an oscillator fail event. The oscillator fail flag is reset by writing a one to the clock start/stop bit in the Real Time Mode Register, with the crystal oscillating.


When D6 is written to, it defines whether the TCP is being used in battery backed (normal) or in a single supply mode application. When set to a one this bit configures the TCP for single power supply applications. This bit is automatically set on initial power-up or an oscillator fail event. When set, D6 disables the oscillator reference circuit. The result is that the oscillator is referenced to  $V_{\rm CC}$ . When a zero is written to D6 the oscillator reference is enabled, thus the oscillator is referenced to  $V_{\rm BB}$ . This allows operation in standard battery standby applications.

At initial power on, if the DP8572A is going to be programmed for battery backed mode, the  $\rm V_{BB}$  pin should be connected to a potential in the range of 2.2V to  $\rm V_{CC}-0.4V$ 

For single supply mode operation, the  $V_{BB}$  pin should be connected to GND and the PFAIL pin connected to  $V_{CC}$ .

D7: Writing a one to this bit enables the test mode register at location 1F (see Table III). This bit should be forced to zero during initialization for normal operation. If the test mode has been entered, clear the test mode register before leaving test mode. (See separate test mode application note for further details.)

### TIME SAVE CONTROL REGISTER



D0-D4: General purpose RAM bits.


access the registers for up to 480  $\mu$ s after it receives a power fail interrupt. After a power failure is detected but prior to the 480  $\mu$ s delay timing out, the host  $\mu$ P may force immediate lock out by resetting the Delay Enable bit. Note if this bit is a 0 when power fails then after a delay of 30  $\mu$ s min/63  $\mu$ s max the  $\mu$ P cannot read the chip.

**D6:** This read only bit is set and reset by the voltage at the  $V_{BB}$  pin. It can be used by the  $\mu P$  to determine whether the battery voltage at the  $V_{BB}$  pin is getting too low. A comparator monitors the battery and when the voltage is lower than 2.1V (typical) this bit is set. The power fail interrupt must be enabled to check for a low battery voltage.

D7: Time Save Enable bit controls the loading of real-time-clock data into the Time Save RAM. When a one is written to this bit the Time Save RAM will follow the corresponding clock registers, and when a zero is written to this bit the time in the Time Save RAM is frozen. This eliminates any synchronization problems when reading the clock, thus negating the need to check for a counter rollover during a read cycle.

This bit must be set to a one prior to power failing to enable the Time Save feature. When the power fails this bit is automatically reset and the time is saved in the Time Save RAM.

#### **REAL TIME MODE REGISTER**



D0-D1: These are the leap year counter bits. These bits are written to set the number of years from the previous leap year. The leap year counter increments on December 31st and it internally enables the February 29th counter state. This method of setting the leap year allows leap year to occur whenever the user wishes to, thus providing flexibility in implementing Japanese leap year function.

LY1	LY0	Leap Year Counter
O ektenii	(alid 10 al	Leap Year Current Year
0 200 9	atted wo.1 00	Leap Year Last Year
1 eldari3	DT O me Seri	Leap Year 2 Years Ago
TL/F/#880-1	1	Leap Year 3 Years Ago

MAH ezogrug latened :#0

D3: This bit is the master Start/Stop bit for the clock. When a one is written to this bit the real time counter's prescaler and counter chain are enabled. When this bit is reset to zero the contents of the real time counter is stopped and the prescaler is cleared. When the RTC is initially powered up this bit will be held at a logic 0 until the oscillator starts functioning correctly after which this bit may be modified. If an oscillator fail event occurs, this bit will be reset to logic 0.

D4: This bit controls the operation of the interrupt output in standby mode. If set to a one it allows Alarm, Periodic, and Power Fail interrupts to be functional in standby mode. Note that the MFO pin is configured as open drain in standby mode.

If bit D4 is set to a zero then bits D0–D5 of Interrupt Control Register 0 and bits D6 and D7 of Interrupt Control Register 1 will be reset when the RTC enters the standby mode ( $V_{BB} > V_{CC}$ ). They will have to be re-configured when system ( $V_{CC}$ ) power is restored.


D5: General purpose RAM.

**D6 and D7:** These two bits select the crystal clock frequency as per the following table:

XT1	хто	Crystal Frequency
18 10 19	0	32.768 kHz
00	d mede.	4.194304 MHz
e mpske	0.00	4.9152 MHz
s 0 grista	ntro Reg	32.000 kHz

All bits are Read/Write, and any mode written into this register can be determined by reading the register. On initial power up these bits are random.

### **OUTPUT MODE REGISTER**




D0-D6: General Purpose RAM

### Functional Description (continued) and the approbal relational Description (continued)

**D7:** This bit is used to program the signal appearing at the MFO output, as follows:

D7	MFO Output Signal
0	Power Fail Interrupt
1	Buffered Crystal Oscillator

### INTERRUPT CONTROL REGISTER 0




TL/F/9980-17

12.5

D0-D5: These bits are used to enable one of the selected periodic interrupts by writing a one into the appropriate bit. These interrupts are issued at the rollover of the clock. For example, the minutes interrupt will be issued whenever the minutes counter increments. In all likelihood the interrupt will be enabled asynchronously with the real time change. Therefore, the very first interrupt will occur in less than the periodic time chosen, but after the first interrupt all subsequent interrupts will be spaced correctly. These interrupts are useful when minute, second, real time reading, or task switching is required. When all six bits are written to a 0 this disables periodic interrupts from the Main Status Register and the interrupt pin. If a battery backed mode is selected and the DP8572A is in standby (V<sub>BB</sub> > V<sub>CC</sub>), then these bits are controlled by D4 of the Real Time Mode Register.

D6 and D7: General Purpose RAM.

### INTERRUPT CONTROL REGISTER 1



D0-D5: Each of these bits are enable bits which will enable a comparison between an individual clock counter and its associated compare RAM. If any bit is a zero then that clock-RAM comparator is set to the "always equal" state and the associated TIME COMPARE RAM byte can be used as general purpose RAM. However, to ensure that an alarm interrupt is not generated at bit D3 of the Main Status Register, all bits must be written to a logic zero.

**D6:** In order to generate an external alarm compare interrupt to the  $\mu P$  from bit D3 of the Main Status Register, this bit must be written to a logic 1. If a battery backed mode is selected and the DP8572A is in standby (V<sub>BB</sub> > V<sub>CC</sub>), then this bit is controlled by D4 of the Real Time Mode Register.

D7: The MSB of this register is the enable bit for the Power Fail Interrupt. When this bit is set to a one an interrupt will be generated to the  $\mu P$  when  $V_{BB} > V_{CC}$ . If a battery backed mode is selected and the DP8572A is in standby (VBB > VCC), then this bit is controlled by D4 of the Real Time Mode Register.

This bit also enables the low battery detection analog circuitry.

ARM RAM Interrupt Interrup

	Register PS = )				D mid		D0 ollot	Reset by writing
R/W Page	R/W Register	R/W	R/W	R/W <sup>1</sup> Alarm	R/W <sup>1</sup> Periodic	Power Fail	R3 Interrupt	1 to bit.
Select	Select	RAM	RAM	Interrupt	Interrupt	Interrupt	Status	2. Set/reset by voltage at
								PFAIL pin.
	- D4 Month compa - D5 Day of week						12 Indian	oll pending
					eldano estu	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1	interrupts
Periodic Flag	Register PS =	0 RS	= 0 Addr	ess = 03H	eldane bosoni	Dr 10		are removed
R/W	R/W <sup>4</sup>	R <sup>5</sup>	R <sup>5</sup>	R <sup>5</sup>	R <sup>5</sup>	90 R5	R <sup>5</sup>	4. Read Osc fa Write 0 Batt-
Test	Osc. Fail/	1 ms	10 ms	100 ms	Seconds	10 Second	Minute	Backed Mod
Mode	Single Supply	Flag	Flag	Flag	Flag	Flag	Flag	Write 1 Singl Supply Mode
	RE RAM byte o					IIIn 00		5. Reset by
	ver, to ensure this of the Main St					101 70		positive edge of read.
	ontrol Register							orread.
R/W	emal 89 m con	R/W	eg R/W	30R/W	R/W	ano R/W of	R/W	DO-DS: These
Time Save	Low Battery	Power Fail	tietiftw ed tabl	n 2id 10	appropriate unit the clock. F	the rollover	us by whang are issued a	6. Set and rese
Enable	Flag	Delay Enable	RAM	RAM	RAM	RAM	RAM	by V <sub>BB</sub> voltage.
the Power	of tid eidene en	s realister is the	in NSS of	e. p7:	greens onit la	en ed) dilw yis	asynchronou	beldane od liw
DIN 700 LIGH	ode Register PS	S = 0	COLUMN DESCRIPTION	ddress = 01H	enders lim to a	Lot foult and to	the first many	Therefore, the v
Crystal Freq. XT1	Crystal Freq. XT0	RAM	Interrupt EN on Back-Up	Clock Start/Stop	12/24 Hr. Mode	Leap Year MSB	Leap Year	All Bits R/W
laoFf orit to	PO yo bollosti	0 00	Horll (GoV S	10 V)	ti () a of netth	il six bits are v	e nectW beni	are useful whete
MFO as	Register PS =	0 RS =	= 1 Addr	ess = 02H	Status Project	risM adl mo	L stormalni o	disables periodi
MFU as	RAM	RAM	RAM	RAM	RAM	RAM	RAM	All Bits R/W
Crystal					Hedblet.	poly emit use	P on the P	are controlled b
Crystal	atral Basistar 0	DC - 0	DC - 1	Address - O	OLI			
Crystal	ntrol Register 0		RS = 1	Address = 0				D6 and D7: Gel
Crystal	ntrol Register 0	PS = 0 1 ms Interrupt	RS = 1 10 ms Interrupt	Address = 0 100 ms Interrupt	Seconds Interrupt	10 Second	Minute	All Bits R/W
Crystal		1 ms	10 ms	100 ms	Seconds			
Crystal  nterrupt Cor		1 ms Interrupt Enable	10 ms Interrupt	100 ms Interrupt	Seconds Interrupt Enable	10 Second Interrupt	Minute Interrupt	
Crystal  nterrupt Cor	RAM	1 ms Interrupt Enable	10 ms Interrupt Enable	100 ms Interrupt Enable	Seconds Interrupt Enable	10 Second Interrupt	Minute Interrupt	
Crystal nterrupt Cor RAM nterrupt Cor	RAM	1 ms Interrupt Enable PS = 0	10 ms Interrupt Enable	100 ms Interrupt Enable Address = 0	Seconds Interrupt Enable	10 Second Interrupt Enable	Minute Interrupt Enable	

- ic Flag Register. av Instruo pallacego
- Write zero to the RAM/TEST mode Register located in page 0, address HEX 1F.
- 3. Leave the test mode by writing a 0 to bit D7 in the Periodic Flag Register. Steps 1,2,3 guarantee that if the test mode had been entered during power on (due to random pulses from the system), all test mode conditions are cleared. Most important is that the OSC Fail Disable bit is cleared. Refer to AN-589 for more information on test mode operation.
- After power on (V<sub>CC</sub> and V<sub>BB</sub> powered), select the correct crystal frequency bits (D7, D6 in the Real Time Mode Register) as shown in Table IV.

TABLE IV

Frequency	D7 0	D6
32.768 KHz	0	0
4.194304 MHz	0 0	1
4.9152 MHz	1	0
32.0 KHz	1	1

- Enter a software loop that does the following:
   Set a 3 second(approx) software counter. The crystal oscillator may take 1 second to start.
- 5.1 Write a 1 to bit D3 in the Real Time Mode Register (try to start the clock). Make sure the crystal select bits remain the same as in step 1. Under normal operation, this bit can be set only if the oscillator is running. During the

- 6. Test bit D6 in the Periodic Flag Register:
  - IF a 1, go to 5.1. If this bit remains a 1 after 3 seconds, then abort and check hardware. The crystal may be defective or not installed. There may be a short at OSC IN or OSC OUT to  $V_{CC}$  or GND, or to some impedance that is less than 10 M $\Omega$ .
  - IF a 0, then the oscillator is running, go to step 7.
- 7. Write a 0 to bit D6 in the Periodic Flag Register. This action puts the clock chip in the battery backed mode. This mode can be entered only if the OSC fail flag (bit D6 of the Periodic Flag Register) is a 0. Reminder, Bit D6 is a dual function bit. When read, D6 returns oscillator status. When written, D6 causes either the Battery Backed Mode, or the Single Supply Mode of operation. The only method to ensure the chip is in the battery backed mode is to measure the waveform at the OSC OUT pin. If the battery backed mode was selected successfully, then the peak to peak waveform at OSC OUT is referenced to the battery voltage. If not in battery backed mode, the waveform is referenced to V<sub>CC</sub>. The measurement should be made with a high impedance low capacitance probe (10 M $\Omega$ , 10 pF oscilloscope probe or better). Typical peak to peak swings are within 0.6V of V<sub>CC</sub> and ground respectively.
- Write a 1 to bit D7 of Interrupt Control Register 1. This action enables the PFAIL pin and associated circuitry.
- Write a 1 to bit D4 of the Real Time Mode Register. This action ensures that bit D7 of Interrupt Control Register 1 remains a 1 when V<sub>BB</sub> > V<sub>CC</sub> (Standby Mode).
- 10. Initialize the rest of the chip as needed.


**Typical Application** Main Supply R1° D1\* Battery Supply V<sub>CC</sub> cs PFAIL A low going user generated power fail signal should be presented to the PFAIL pin. Microprocessor DP8572A osc IN Real Time Data Clock 32.768KHz D0-D7 OSC OUT Control MFO

\*These components may be necessary to meet UL requirements for lithium batteries. Consult battery manufacturer.

TL/F/9980-19

2







# DP8573A Real Time Clock (RTC)

## General Description

The DP8573A is intended for use in microprocessor based systems where information is required for multi-tasking, data logging or general time of day/date information. This device is implemented in low voltage silicon gate microCMOS technology to provide low standby power in battery back-up environments. The circuit's architecture is such that it looks like a contiguous block of memory or I/O ports organized as one block of 32 bytes. This includes the Control Registers, the Clock Counters, the Alarm Compare RAM, and the Time Save RAM.

Time and date are maintained from 1/100 of a second to year and leap year in a BCD format, 12 or 24 hour modes. Day of week and day of month counters are provided. Time is controlled by an on-chip crystal oscillator requiring only the addition of the 32.768 kHz crystal and two capacitors.

Power failure logic and control functions have been integrated on chip. This logic is used by the RTC to issue a power fail interrupt, and lock out the  $\mu P$  interface. The time power fails may be logged into RAM automatically when  $V_{BB} > V_{CC}$ . Additionally, two supply pins are provided. When  $V_{BB}$ 


> V<sub>CC</sub>, internal circuitry will automatically switch from the main supply to the battery supply.

If Williamy/Aerospace specified devices are required.

The DP8573A's interrupt structure provides three basic types of interrupts: Periodic, Alarm/Compare, and Power Fail. Interrupt mask and status registers enable the masking and easy determination of each interrupt.

## Features single and Isolated E

- Full function real time clock/calendar are va = 50V
  - 12/24 hour mode timekeeping
  - Day of week counter
  - Parallel resonant oscillator
- Power fail features
  - Internal power supply switch to external battery
  - Power Supply Bus glitch protection
- Automatic log of time into RAM at power failure
- On-chip interrupt structure
  - Periodic, alarm, and power fail interrupts



2

Note 7; OSC IN is driven by a signal generator. Contents of the Test Register = 0000 and the MEO per is not configured as but

## Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Office/ Distributors for availability	and specifications.
Supply Voltage (V <sub>CC</sub> )	-0.5V to $+7.0V$
DC Input Voltage (VIN)	$-0.5$ V to $V_{CC} + 0.5$ V
DC Output Voltage (V <sub>OUT</sub> )	$-0.5 \mbox{V}$ to $\mbox{V}_{\mbox{CC}}$ + $0.5 \mbox{V}$
Storage Temperature Range	-65°C to +150°C
Power Dissipation (PD) total liw you	Wm 005, internal circl
Lead Temperature (Soldering, 10 sec	) and of ylagae 260°C

Operation	Conditions
	TO BE THE REAL PROPERTY AND ASSESSMENT OF THE PARTY ASSESS

MEMORIE 61 10 1000	IVIIII	IVIAX	Ollit
Supply Voltage (V <sub>CC</sub> ) (Note 3)	4.5	5.5	V
Supply Voltage (V <sub>BB</sub> ) (Note 3)	2.2	V <sub>CC</sub> -0.4	V
DC Input or Output Voltage (V <sub>IN</sub> , V <sub>OUT</sub> )	0.0	V <sub>CC</sub>	V
Operation Temperature (T <sub>A</sub> )	-40	+85	°C
Electr-Static Discharge Rating	Desc	General	kV
Transistor Count		10,300	
Typical Values beimperal noth			

### Typical Values θ<sub>JA</sub> DIP

Values

IP Board 59°C/W

Socket 65°C/W

1.CC Board 80°C/W

θ<sub>JA</sub> PLCC Board Socket 80°C/W 88°C/W

## DC Electrical Characteristics

 $V_{CC} = 5V \pm 10\%$ ,  $V_{BB} = 3V$ ,  $V_{\overline{PFAIL}} > V_{IH}$ ,  $C_L = 100$  pF (unless otherwise specified)

Symbol	Parameter New 10 VI	Conditions to OOT\F		Max	Units
V <sub>IH</sub>	High Level Input Voltage (Note 4)	Any Inputs Except OSC IN, OSC IN with External Clock	2.0 V <sub>BB</sub> -0.1	and leap yet of week and i ntrolled by a	
V <sub>IL</sub>	Low Level Input Voltage	All Inputs Except OSC IN OSC IN with External Clock	32.768 kHz crys and control funct	100.8 Miles	
V <sub>OH</sub>	High Level Output Voltage (Excluding OSC OUT)	$I_{OUT} = -20 \mu A$ $I_{OUT} = -4.0 \text{ mA}$	V <sub>CC</sub> =0.1	n onip. I mis i iterupt, and i may be logo	V feits
V <sub>OL</sub>	Low Level Output Voltage (Excluding OSC OUT)	$I_{OUT} = 20 \mu A$ $I_{OUT} = 4.0 \text{ mA}$	two supply pins	0.1 0.25	V Vcc
I <sub>IN</sub>	Input Current (Except OSC IN)	$V_{IN} = V_{CC}$ or GND	ram	±1.0	μА
loz	Output TRI-STATE® Current	$V_{OUT} = V_{CC}$ or GND		±5.0	μА
I <sub>LKG</sub>	Output High Leakage Current T1, MFO, INTR Pins	V <sub>OUT</sub> = V <sub>CC</sub> or GND Outputs Open Drain		±5.0	μΑ
lcc	Quiescent Supply Current (Note 6)	$F_{OSC} = 32.768 \text{ kHz}$ $V_{IN} = V_{CC} \text{ or GND (Note 5)}$ $V_{IN} = V_{CC} \text{ or GND (Note 6)}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 6)}$	V <sub>B8</sub> — p Sc	250 1.0 12.0	μA mA mA
lcc	Quiescent Supply Current (Single Supply Mode) (Note 7)	$V_{BB} = GND$ $V_{IN} = V_{CC} \text{ or GND}$ $F_{OSC} = 32.768 \text{ kHz}$	7 30V	40	μА
I <sub>BB</sub>	Standby Mode Battery Supply Current (Note 7)	V <sub>CC</sub> = GND OSC OUT = open circuit, other pins = GND F <sub>OSC</sub> = 32.768 kHz	₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩	10	μΑ
I <sub>BLK</sub>	Battery Leakage		-5	1.5	μA μA

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: In battery backed mode,  $V_{BB} \le V_{CC} - 0.4V$ . Single Supply Mode: Data retention voltage is 2.2V min.

In single Supply Mode (Power connected to  $V_{CC}$  pin) 4.5V  $\leq$   $V_{CC} \leq$  5.5V.

Note 4: This parameter (VIH) is not tested on all pins at the same time.

Note 5: This specification tests I<sub>CC</sub> with all power fail circuitry disabled, by setting D7 of Interrupt Control Register 1 to 0.

Note 6: This specification tests I<sub>CC</sub> with all power fail circuitry enabled, by setting D7 of Interrupt Control Register 1 to 1.

Note 7: OSC IN is driven by a signal generator. Contents of the Test Register = 00(H) and the MFO pin is not configured as buffered oscillator out.

Timing Waveforms

### **AC Electrical Characteristics**

V<sub>CC</sub> = 5V ±10%, V<sub>RR</sub> = 3V, V<del>PEAII</del> > V<sub>IH</sub>, C<sub>I</sub> = 100 pF (unless otherwise specified)

Symbol	Parameter		Max	Units
AD TIMING			à-0a	
t <sub>AR</sub>	Address Valid Prior to Read Strobe	20		ns
t <sub>RW</sub>	Read Strobe Width (Note 8)	80		ns
t <sub>CD</sub>	Chip Select to Data Valid Time		80	ns
t <sub>RAH</sub>	Address Hold after Read (Note 9)	3		ns
t <sub>RD</sub>	Read Strobe to Valid Data	/	<b>1</b> 70	ns
t <sub>DZ</sub>	Read or Chip Select to TRI-STATE		60	ns
trch	Chip Select Hold after Read Strobe	0		ns
t <sub>DS</sub>	Minimum Inactive Time between Read or Write Accesse	es 50	A.10 G	ns
RITE TIMING 8-				
t <sub>AW</sub>	Address Valid before Write Strobe	20		ns
t <sub>WAH</sub>	Address Hold after Write Strobe (Note 9)	3		ns
t <sub>CW</sub>	Chip Select to End of Write Strobe	90	h-GA	ns
t <sub>WW</sub>	Write Strobe Width (Note 10)	80		ns
t <sub>DW</sub>	Data Valid to End of Write Strobe	50		ns
twDH	Data Hold after Write Strobe (Note 9)		ā	ns
twch	Chip Select Hold after Write Strobe	- wa 0		ns
ERRUPT TIMI	NG /	/	9W	
tROLL	Clock rollover to INTR out typically 16.5 µs			

Note 8: Read Strobe width as used in the read timing table is defined as the period when both chip select and read inputs are low. Hence read commences when both signals are low and terminates when either signal returns high.

Note 9: Hold time is guaranteed by design but not production tested. This limit is not used to calculate outgoing quality levels.

Note 10: Write Strobe width as used in the write timing table is defined as the period when both chip select and write inputs are low. Hence write commences when both signals are low and terminates when either signal returns high.

# AC Test Conditions of about belond yielded

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	6 ns (10%-90%)
Input and Output	t and mo chiquity vo-oc
Reference Levels	and slab a1.3V.con ent o
TRI-STATE Reference	Active High + 0.5V
Levels (Note 12)	Active Low -0.5V

Note 11: C<sub>1</sub> = 100 pF, includes jig and scope capacitance.

Note 12: S1 = V<sub>CC</sub> for active low to high impedance measurements.

S1 = GND for active high to high impedance measurements.


S1 = open for all other timing measurements.

## Capacitance (TA = 25°C, f = 1 MHz)

Symbol	Parameter (Note 14)	Тур	Units
ZCIN BBV n	Input Capacitance	ont 15 riw	offupF) Is
C <sub>OUT</sub>	Output Capacitance	7	pF


Note 13: This parameter is not 100% tested. Jum mig aid north be

Note 14: Output rise and fall times 25 ns max (10%-90%) with 100 pF load.



This pin can also provide an output for the oscillator. The mal or single power supply operation and as an open drain during standby mode (Vag > Vcc). If in battery backed

CS. RD, WR (inputs): These pins interface to MP control



## **Pin Description**

CS, RD, WR (Inputs): These pins interface to μP control lines. The CS pin is an active low enable for the read and write operations. Read and Write pins are also active low and enable reading or writing to the RTC. All three pins are disabled when power failure is detected. However, if a read or write is in progress at this time, it will be allowed to complete its cycle.

A0-A4 (Inputs): These 5 pins are for register selection. They individually control which location is to be accessed. These inputs are disabled when power failure is detected.

OSC IN (Input): OSC OUT (Output): These two pins are used to connect the crystal to the internal parallel resonant oscillator. The oscillator is always running when power is applied to  $V_{BB}$  and  $V_{CC}$ .

MFO (Output): The multi-function output can be used as a second interrupt (Power fail) output for interrupting the  $\mu P$ . This pin can also provide an output for the oscillator. The MFO output is configured as push-pull, active high for normal or single power supply operation and as an open drain during standby mode (VBB > VCC). If in battery backed mode and a pull-up resistor is attached, it should be connected to a voltage no greater than VBB.

INTR (Output): The interrupt output is used to interrupt the processor when a timing event or power fail has occurred and the respective interrupt has been enabled. The INTR output is permanently configured active low, open drain. If in

battery backed mode and a pull-up resistor is attached, it should be connected to a voltage no greater than  $V_{BB}$ . The output is a DC voltage level. To clear the INTR, write a 1 to the appropriate bit(s) in the Main Status Register.

**D0–D7 (Input/Output):** These 8 bidirectional pins connect to the host  $\mu$ P's data bus and are used to read from and write to the RTC. When the PFAIL pin goes low and a write is not in progress, these pins are at TRI-STATE.


**PFAIL** (Input): In battery backed mode, this pin can have a digital signal applied to it via some external power detection logic. When PFAIL = logic 0 the RTC goes into a lockout mode, in a minimum of 30  $\mu s$  or a maximum of 63  $\mu s$  unless lockout delay is programmed. In the single power supply mode, this pin is not useable as an input and should be tied to V<sub>CC</sub>. Refer to section on Power Fail Functional Description.

 $V_{BB}$  (Battery Power Pin): This pin is connected to a back-up power supply. This power supply is switched to the internal circuitry when the  $V_{CC}$  becomes lower than  $V_{BB}$ . Utilizing this pin eliminates the need for external logic to switch in and out the back-up power supply. If this feature is not to be used then this pin must be tied to ground, the RTC programmed for single power supply only, and power applied to the  $V_{CC}$  pin.

Vcc: This is the main system power pin.

GND: This is the common ground power pin for both  $V_{\mbox{\footnotesize{BB}}}$  and  $V_{\mbox{\footnotesize{CC}}}.$ 

## **Connection Diagrams**



TL/F/9981-5

Order Number DP8573AN See NS Package Number N24C

## Functional Description

The DP8573A contains a fast access real time clock, interrupt control logic, and power fail detect logic. All functions of the RTC are controlled by a set of seven registers. A simplified block diagram that shows the major functional blocks is given in Figure 1.

The blocks are described in the following sections:

- 1. Real Time Clock of year has trioved brend fluorio betaling
- 2. Oscillator Prescaler natios and olifecting orthino phibrinageb
- 3. Interrupt Logic assess the nr. beau paid enuts no breed
- 4. Power Failure Logic
- 5. Additional Supply Management

The memory map of the RTC is shown in the memory addressing table (Figure 2). A control bit in the Main Status Register is used to select either control register block.

### INITIAL POWER-ON of BOTH VBB and VCC


V<sub>BB</sub> and V<sub>CC</sub> may be applied in any sequence. In order for the power fail circuitry to function correctly, whenever power is off, the V<sub>CC</sub> pin must see a path to ground through a maximum of 1 M $\Omega$ . The user should be aware that the control registers will contain random data. The user should ensure that the RTC is not in test mode (see register descrip-

### REAL TIME CLOCK FUNCTIONAL DESCRIPTION

As shown in Figure 2, the clock has 8 bytes of counters, which count from 1/100 of a second to years. Each counter counts in BCD and is synchronously clocked. The count sequence of the individual byte counters within the clock is shown later in Table VII. Note that the day of week, day of month, and month counters all roll over to 1. The hours counter in 12 hour mode rolls over to 1 and the AM/PM bit toggles when the hours rolls over to 12 (AM = 0, PM = 1). The AM/PM bit is bit D7 in the hours counter.

All other counters roll over to 0. Upon initial application of power the counters will contain random information.

### Plastic Chip Carrier



TI /F/9981\_6

ed neo atid autata alboh Top View **Order Number DP8573AV** 

# See NS Package Number V28A

1F	RAM/TEST Register	
1E	RAM	
1D	Months Time Save RAM	
1C	Day of Month Time Save RAM	
1B	Hours Time Save RAM	
1A	Minutes Time Save RAM	
19	Seconds Time Save RAM	
18	Day of Week Compare RAM	
17	Months Compare RAM	
16	Day of Month Compare RAM	
15	Hours Compare RAM	
14	Minutes Compare RAM	
13	Seconds Compare RAM	
12	Inde in TA/N Cours DA	
11	Itos stanta N/A granton	
10	N/A	
OF	Sanda a N/A hope	
0E	Day of Week Clock Counter	
OD	DO and D1 Bits Only	
OC	RAM	
OB	Years Clock Counter	
OA	Months Clock Counter	
09	Day of Month Clock Counter	
08	Hours Clock Counter	
07	Minutes Clock Counter	
06	Seconds Clock Counter	
05	1/100 Second Counter	

Register Select = 0 Register Select = 1 Time Save Control Register 04 Interrupt Control Register 1 Periodic Flag Register 03 Interrupt Control Register 0 02 Output Mode Register N/A N/A 01 Real Time Mode Register

Main Status Register

TL/F/9981-7

FIGURE 2. DP8573A Internal Memory Map

reading of the counter, it is possible to read the counter while it is being incremented (rollover). This may result in an incorrect time reading. Thus to ensure a correct reading of the entire contents of the clock (or that part of interest), it must be read without a clock rollover occurring. In general this can be done by checking a rollover bit. On this chip the periodic interrupt status bits can serve this function. The following program steps can be used to accomplish this.

- 1. Initialize program for reading clock.
- 2. Dummy read of periodic status bit to clear it.
- 3. Read counter bytes and store.
- 4. Read rollover bit, and test it.
- 5. If rollover occured go to 3.
- 6. If no rollover, done.

To detect the rollover, individual periodic status bits can be polled. The periodic bit chosen should be equal to the highest frequency counter register to be read. That is if only SECONDS through HOURS counters are read, then the SECONDS periodic bit should be used.

### READING THE CLOCK: INTERRUPT DRIVEN

Enabling the periodic interrupt mask bits cause interrupts just as the clock rolls over. Enabling the desired update rate and providing an interrupt service routine that executes in less than 10 ms enables clock reading without checking for a rollover.

#### READING THE CLOCK: LATCHED READ

Another method to read the clock that does not require checking the rollover bit is to write a one into the Time Save Enable bit (D7) of the Time Save Control Register, and then to write a zero. Writing a one into this bit will enable the clock contents to be duplicated in the Time Save RAM. Changing the bit from a one to a zero will freeze and store the contents of the clock in Time Save RAM. The time then can be read without concern for clock rollover, since internal logic takes care of synchronization of the clock. Because only the bits used by the clock counters will be latched, the Time Save RAM should be cleared prior to use to ensure that random data stored in the unused bits do not confuse the host microprocessor. This bit can also provide time save at power failure, see the Additional Supply Management Functions section. With the Time Save Enable bit at a logical 0, the Time Save RAM may be used as RAM if the latched read function is not necessary.


## INITIALIZING AND WRITING TO THE CALENDAR-CLOCK

Upon initial application of power to the TCP or when making time corrections, the time must be written into the clock. To correctly write the time to the counters, the clock would normally be stopped by writing the Start/Stop bit in the Real Time Mode Register to a zero. This stops the clock from counting and disables the carry circuitry. When initializing the clock's Real Time Mode Register, it is recommended that first the various mode bits be written while maintaining the Start/Stop bit reset, and then writing to the register a second time with the Start/Stop bit set.

not be stopped since this will reset the prescaler, and lime will be lost. An ideal example of this is correcting the hours for daylight savings time. To write to the clock "on the fly" the best method is to wait for the 1/100 of a second periodic interrupt. Then wait an additional 16  $\mu$ s, and then write the data to the clock.

## PRESCALER/OSCILLATOR FUNCTIONAL DESCRIPTION

Feeding the counter chain is a programmable prescaler which divides the crystal oscillator frequency to 32 kHz and further to 100 Hz for the counter chain (see *Figure 3*).




TL/F/9981-8

### FIGURE 3. Programmable Clock Prescaler Block

In addition to the inverter, the oscillator feedback bias resistor is included on chip, as shown in *Figure 4*. The oscillator input may be driven from an external source if desired. Refer to test mode application note for details. The oscillator stability is enhanced through the use of an on chip regulated power supply.

The typical range of trimmer capacitor (as shown in Oscillator Circuit Diagram Figure 4, and in the typical application) at the oscillator input pin is suggested only to allow accurate tuning of the oscillator. This range is based on a typical printed circuit board layout and may have to be changed depending on the parasitic capacitance of the printed circuit board or fixture being used. In all cases, the load capacitance specified by the crystal manufacturer (nominal value 11 pF for the 32.768 crystal) is what determines proper oscillation. This load capcitance is the series combination of capacitance on each side of the crystal (with respect to ground).



TL/F/9981-

FIGURE 4. Oscillator Circuit Diagram

#### INTERRUPT LOGIC FUNCTIONAL DESCRIPTION

The RTC has the ability to coordinate processor timing activities. To enhance this, an interrupt structure has been implemented which enables several types of events to cause interrupts. Interrupts are controlled via two Control Registers in block 1 and two Status Registers in block 0. (See Register Description for notes on paging and Table I.)

The interrupts are enabled by writing a one to the appropriate bits in Interrupt Control Register 0 and/or 1.

TABLE I. Registers that are Applicable to Interrupt Control

Register Name	Register Select	Address
Main Status Register	X	00H
Periodic Flag Register	0	03H
Interrupt Control Register 0	1	03H
Interrupt Control Register 1		04H
Output Mode Register	1	02H

The Interrupt Status Flag D0, in the Main Status Register, indicates the state of INTR and MFO outputs. It is set when either output becomes active and is cleared when all RTC interrupts have been cleared and no further interrupts are pending (i.e., both INTR and MFO are returned to their inactive state). This flag enables the RTC to be rapidly polled by the  $\mu P$  to determine the source of an interrupt in a wired—OR interrupt system. (The Interrupt Status Flag provides a true reflection of all conditions routed to the external pins.) Status for the interrupts are provided by the Main Status Register and the Periodic Flag Register. Bits D1–D5 of the Main Status Register are the main interrupt bits.

These register bits will be set when their associated timing events occur. Enabled Alarm comparisons that occur will set its Main Status Register bit to a one. However, an external interrupt will only be generated if the Alarm interrupt enable bit is set (see *Figure 5*).

Disabling the periodic interrupts will mask the Main Status Register periodic bit, but not the Periodic Flag Register bits. The Power Fail Interrupt bit is set when the interrupt is enabled and a power fail event has occurred, and is not reset until the power is restored. If all interrupt enable bits are 0 no interrupt will be asserted. However, status still can be read from the Main Status Register in a polled fashion (see Figure 5).

To clear a flag in bits D2 and D3 of the Main Status Register a 1 must be written back into the bit location that is to be cleared. For the Periodic Flag Register reading the status will reset all the periodic flags.

Interrupts Fall Into Three Categories:

- The Alarm Compare Interrupt: Issued when the value in the time compared RAM equals the counter.
- The Periodic Interrupts: These are issued at every increment of the specific clock counter signal. Thus, an interrupt is issued every minute, second, etc. Each of these interrupts occurs at the roll-over of the specific counter.

power railed condition is determined by the signal on the PFAIL pin. The internal power fail signal is gated with the chip select signal to ensure that the power fail interrupt does not lock the chip out during a read or write.

### **ALARM COMPARE INTERRUPT DESCRIPTON**

The alarm/time comparison interrupt is a special interrupt similar to an alarm clock wake up buzzer. This interrupt is generated when the clock time is equal to a value programmed into the alarm compare registers. Up to six bytes can be enabled to perform alarm time comparisons on the counter chain. These six bytes, or some subset thereof, would be loaded with the future time at which the interrupt will occur. Next, the appropriate bits in the Interrupt Control Register 1 are enabled or disabled (refer to detailed description of Interrupt Control Register 1). The RTC then compares these bytes with the clock time. When all the enabled compare registers equal the clock time an alarm interrupt is issued, but only if the alarm compare interrupt is enabled can the interrupt be generated externally. Each alarm compare bit in the Control Register will enable a specific byte for comparison to the clock. Disabling a compare byte is the same as setting its associated counter comparator to an "always equal" state. For example, to generate an interrupt at 3:15 AM of every day, load the hours compare with 0 3 (BCD), the minutes compare with 1 5 (BCD) and the faster counters with 0 0 (BCD), and then disable all other compare registers. So every day when the time rolls over from 3:14:59.99, an interrupt is issued. This bit may be reset by writing a one to bit D3 in the Main Status Register at any time after the alarm has been generated.

If time comparison for an individual byte counter is disabled, that corresponding RAM location can then be used as general purpose storage.


### PERIODIC INTERRUPTS DESCRIPTION

The Periodic Flag Register contains six flags which are set by real-time generated "ticks" at various time intervals, see Figure 5. These flags constantly sense the periodic signals and may be used whether or not interrupts are enabled. These flags are cleared by any read or write operation performed on this register.

To generate periodic interrupts at the desired rate, the associated Periodic Interrupt Enable bit in Interrupt Control Register 0 must be set. Any combination of periodic interrupts may be enabled to operate simultaneously. Enabled periodic interrupts will now affect the Periodic Interrupt Flag in the Main Status Register.

When a periodic event occurs, the Periodic Interrupt Flag in the Main Status Register is set, causing an interrupt to be generated. The  $\mu$ P clears both flag and interrupt by writing a "1" to the Periodic Interrupt Flag. The individual flags in the periodic Interrupt Flag Register do not require clearing to cancel the interrupt.

If all periodic interrupts are disabled and a periodic interrupt is left pending (i.e., the Periodic Interrupt Flag is still set), the Periodic Interrupt Flag will still be required to be cleared to cancel the pending interrupt.



### POWER FAIL INTERRUPTS DESCRIPTION

The Power Fail Status Flag in the Main Status Register monitors the state of the internal power fail signal. This flag may be interrogated by the  $\mu$ P, but it cannot be cleared; it is cleared automatically by the RTC when system power is restored. To generate an interrupt when the power fails, the Power Fail Interrupt Enable bit in Interrupt Control Register 1 is set. Although this interrupt may not be cleared, it may be masked by clearing the Power Fail Interrupt Enable bit.

## POWER FAILURE CIRCUITRY FUNCTIONAL DESCRIPTION

Since the clock must be operated from a battery when the main system supply has been turned off, the DP8573A provides circuitry to simplify design in battery backed systems. This switches over to the back up supply, and isolates itself from the host system. Figure 6 shows a simplified block diagram of this circuitry, which consists of three major sections; 1) power loss logic: 2) battery switch over logic: and 3) isolation logic.

Detection of power loss occurs when PFAIL is low. Debounce logic provides a 30  $\mu s$ –63  $\mu s$  debounce time, which will prevent noise on the PFAIL pin from being interpreted as a system failure. After 30  $\mu s$ –63  $\mu s$  the debounce logic times out and a signal is generated indicating that system power is marginal and is failing. The Power Fail Interrupt will then be generated.

If chip select is low when a power failure is detected, a safety circuit will ensure that if a read or write is held active continuously for greater than 30  $\mu s$  after the power fail signal is asserted, the lock-out will be forced.

The battery switch over circuitry is completely independent of the  $\overline{\text{PFAIL}}$  pin. A separate circuit compares  $V_{CC}$  to the  $V_{BB}$  voltage. As the main supply fails, the RTC will continue to operate from the  $V_{CC}$  pin until  $V_{CC}$  falls below the  $V_{BB}$  voltage. At this time, the battery supply is switched in,  $V_{CC}$  is

disconnected, and the device is now in the standby mode. If indeterminate operation of the battery switch over circuit is to be avoided, then the voltage at the  $V_{CC}$  pin must not be allowed to equal the voltage at the  $V_{BB}$  pin.

After the generation of a lock-out signal, and eventual switch in of the battery supply, the pins of the RTC will be configured as shown in Table II. Outputs that have a pull-up resistor should be connected to a voltage no greater than  $V_{BB}$ .

TABLE II. Pin Isolation during a Power Failure

Pin	PFAIL = Logic 0	Standby Mode V <sub>BB</sub> > V <sub>CC</sub>
CS, RD, WR	Locked Out	Locked Out
A0-A4	Locked Out	Locked Out
D0-D7	Locked Out	Locked Out
Oscillator	Not Isolated	Not Isolated
PFAIL	Not Isolated	Not Isolated
INTR, MFO	Not Isolated	Open Drain

The Interrupt Power Fail Operation bit in the Real-Time Mode Register determines whether or not the interrupts will continue to function after a power fail event.

As power returns to the system, the battery switch over circuit will switch back to  $V_{CC}$  power as soon as it becomes greater than the battery voltage. The chip will remain in the locked out state as long as  $\overline{PFAIL} = 0$ . When  $\overline{PFAIL} = 1$  the chip is unlocked, but only after another 30  $\mu s$  min  $\rightarrow$  63  $\mu s$  max debounce time. The system designer must ensure that his system is stable when power has returned.

The power fail circuitry contains active linear circuitry that draws supply current from V<sub>CC</sub>. In some cases this may be undesirable, so this circuit can be disabled by masking the power fail interrupt. The power fail input can perform all lock-out functions previously mentioned, except that no ex-




FIGURE 6. System-Battery Switchover (Upper Left), Power Fail and Lock-Out Circuits (Lower Right)

TL/F/9981-11

#### INITIAL PUWER UN DETECT AND

#### POWER FAIL TIME SAVE look a to not are not a refl A

There are two other functions provided on the DP8573A to ease power supply control. These are an initial Power On detect circuit, which also can be used as a time keeping failure detect, and a time save on power failure.

On initial power up the Oscillator Fail Flag will be set to a one and the real time clock start bit reset to a zero. This indicates that an oscillator fail event has occurred, and time keeping has failed.

The Oscillator Fail flag will not be reset until the real-time clock is started. This allows the system to discriminate between an initial power-up and recovery from a power failure. If the battery backed mode is selected, then bit D6 of the Periodic Flag Register must be written low. This will not affect the contents of the Oscillator Fail Flag.

To relieve CPU overhead for saving time upon power failure, the Time Save Enable bit is provided to do this automatically. (See also Reading the Clock: Latched Read.) The Time Save Enable bit, when set, causes the Time Save RAM to follow the contents of the clock. This bit can be reset by software, but if set before a power failure occurs, it will automatically be reset when the clock switches to the battery supply (not when a power failure is detected by the PFAIL pin). Thus, writing a one to the Time Save bit enables both a software write or power fail write.

## SINGLE POWER SUPPLY APPLICATIONS

The DP8573A can be used in a single power supply application. To achieve this, the  $V_{BB}$  pin must be connected to ground, and the power connected to  $V_{CC}$ . The Oscillator Failed/Single Supply bit in the Periodic Flag Register should be set to a logic 1, which will disable the oscillator battery reference circuit. The power fail interrupt should also be disabled. This will turn off the linear power fail detection circuits, and will eliminate any quiescent power drawn through these circuits.

## **DETAILED REGISTER DESCRIPTION**

There are 5 external address bits: Thus, the host microprocessor has access to 28 locations at one time. An internal switching scheme provides a total of 30 locations.


The only register that does not get switched is the Main Status Register. It contains the register select bit as well as status information.

A memory map is shown in *Figure 2* and register addressing in Table III. They show the name, address and page locations for the DP8573A.

	1,1000	1	
CONT	ROL RE	GISTERS	seared automatics estored. To denera
00	FI lox no	Main Status Register	ower Fail Interrup
01	000	his interrupt may na\land	
02	0	N/A	e masked by clear
03	0	Periodic Flag Register	
04	0	Time Save Control Reg	ister//OIT9190830
01	itterly wh		eri kolo ette eleek ina
02	DR8573	Output Mode Register	
03	icked sy	Interrupt Control Regist	ides circuitry to re
04	d isplate	Interrupt Control Regist	er 10 senotive sin
COU	NTERS (	CLOCK CALENDAR)	liegram of this circ
05	X	1/100, 1/10 Seconds	(0-99)
06	X	Seconds	(0-59)
07	X	Minutes	(0-59)
08	X	Hours	(1-12, 0-23)
09	X	Days of Month	(1-28/29/30/31)
OA	X on	Months is some at land	(1-12)
0B	motX lis	Years and political bo	
0C	X	RAM	hen be generated.
0D	is Xelec	D0, D1 bits only	
0E	blar Xai e		
OF	X		ontinuously for great is asserted, the
10	X	N/A	
11	X		
12	00 X	AI/A	
TIME	COMPA	RE RAMV little nig 55V	o operate from the
13	X	Sec Compare RAM	(0-59)
14	X	Min Compare RAM	(0-59)
15	X	Hours Compare RAM	(1-12, 0-23)
16	XeA	DOM Compare RAM	(1-28/29/30/31)
17	X	Months Compare RAM	(1-12)
18	X	DOW Compare RAM	(1-7)
TIME	SAVER	AM	204
19	X	Seconds Time Save RA	M
1A	X	Minutes Time Save RAI	M
1B	X	Hours Time Save RAM	
1C	X	Day of Month Time Sav	e RAM
1D	X	Months Time Save RAM	Λ
1E	1	RAM	
-1F	X	RAM/Test Mode Regis	ter .


1 111000 1/1

Note 1: RS—Register Select (Bit D6 of Main Status Register)



ROURS 6. System-Battery Switchover (Upper Lett), Power Fall

MAIN STATUS REGISTER



The Main Status Register is always located at address 0 regardless of the register block selected.


D0: This read only bit is a general interrupt status bit that is taken directly from the interrupt pins. The bit is a one when an interrupt is pending on either the NTR pin or the MFO pin (when configured as an interrupt). This is unlike D3 which can be set by an internal event but may not cause an interrupt. This bit is reset when the interrupt status bits in the Main Status Register are cleared.

D1–D3: These three bits of the Main Status Register are the main interrupt status bits. Any bit may be a one when any of the interrupts are pending. Once an interrupt is asserted the  $\mu P$  will read this register to determine the cause. These interrupt status bits are not reset when read. Except for D1, to reset an interrupt a one is written back to the corresponding bit that is being tested. D1 is reset whenever the PFAIL pin = logic 1. This prevents loss of interrupt status when reading the register in a polled mode. D1 and D3 are set regardless of whether these interrupts are masked or not by bits D6 and D7 of Interrupt Control Registers 0 and 1.

D4, D5 and D7: General purpose RAM bits.

D6: Bit D6 controls the register block to be accessed (see memory map).

PERIODIC FLAG REGISTER



The Periodic Flag Register has the same bit for bit correspondence as Interrupt Control Register 0 except for D6 and D7. For normal operation (i.e., not a single supply application) this register must be written to on initial power up or after an oscillator fail event. D0–D5 are read only bits, D6 and D7 are read/write.

**D0-D5:** These bits are set by the real time rollover events: (Time Change = 1). The bits are reset when the register is read and can be used as selective data change flags.

D6: This bit performs a dual function. When this bit is read, a one indicates that an oscillator failure has occurred and the time information may have been lost. Some of the ways an oscillator failure might be caused are: failure of the crystal, shorting OSC IN or OSC OUT to GND or  $V_{\rm CC}$ , removal of crystal, removal of battery when in the battery backed mode (when a "0" is written to D6), lowering the voltage at the  $V_{\rm BB}$  pin to a value less than 2.2V when in the battery

backed mode. Bit D6 is automatically set to 1 on initial power-up or an oscillator fail event. The oscillator fail flag is reset by writing a one to the clock start/stop bit in the Real Time Mode Register, with the crystal oscillating.


When D6 is written to, it defines whether the TCP is being used in battery backed (normal) or in a single supply mode application. When set to a one this bit configures the TCP for single power supply applications. This bit is automatically set on initial power-up or an oscillator fail event. When set, D6 disables the oscillator reference circuit. The result is that the oscillator is referenced to  $V_{\rm CC}$ . When a zero is written to D6 the oscillator reference is enabled, thus the oscillator is referenced to  $V_{\rm BB}$ . This allows operation in standard battery standby applications.

At initial power on, if the DP8573A is going to be programmed for battery backed mode, the  $V_{BB}$  pin should be connected to a potential in the range of 2.2V to  $V_{CC}$  - 0.4V.

For single supply mode operation, the  $V_{BB}$  pin should be connected to GND and the PFAIL pin connected to  $V_{CC}$ .

D7: Writing a one to this bit enables the test mode register at location 1F (see Table III). This bit should be forced to zero during initialization for normal operation. If the test mode has been entered, clear the test mode register before leaving test mode. (See separate test mode application note for further details.)

## TIME SAVE CONTROL REGISTER of alongood fid aid!




D0-D5: General purpose RAM bits.

D6: Not Available, appears as logic 0 when read.

D7: Time Save Enable bit controls the loading of real-time-clock data into the Time Save RAM. When a one is written to this bit the Time Save RAM will follow the corresponding clock registers, and when a zero is written to this bit the time in the Time Save RAM is frozen. This eliminates any synchronization problems when reading the clock, thus negating the need to check for a counter rollover during a read cycle.

This bit must be set to a one prior to power failing to enable the Time Save feature. When the power fails this bit is automatically reset and the time is saved in the Time Save RAM.

## **REAL TIME MODE REGISTER**



2

D0-D1: These are the leap year counter bits. These bits are written to set the number of years from the previous leap year. The leap year counter increments on December 31st and it internally enables the February 29th counter state. This method of setting the leap year allows leap year to occur whenever the user wishes to, thus providing flexibility in implementing Japanese leap year function.

automatically nt. W <b>ryj</b> set, result is that	ind sint and sint sind sint sind sint sint since the control of th	Leap Year Counter
o is woten to	o who a zer	Leap Year Current Year
e oscioator is	abled, Frus fr	Leap Year Last Year
ndard battery	0 10 10	Leap Year 2 Years Ago
1	1	Leap Year 3 Years Ago

D2: The count mode for the hours counter can be set to either 24 hour mode or 12 hour mode with AM/PM indicator. A one will place the clock in 12 hour mode.


D3: This bit is the master Start/Stop bit for the clock. When a one is written to this bit the real time counter's prescaler and counter chain are enabled. When this bit is reset to zero the contents of the real time counter is stopped. When the RTC is initially powered up this bit will be held at a logic 0 until the oscillator starts functioning correctly after which this bit may be modified. If an oscillator fail event occurs, this bit will be reset to logic 0.

D4: This bit controls the operation of the interrupt output in standby mode. If set to a one it allows Alarm, Periodic, and Power Fail interrupts to be functional in standby mode. Note that the MFO pin is configured as open drain in standby mode.

If bit D4 is set to a zero then bits D0–D5 of Interrupt Control Register 0 and bits D6 and D7 of Interrupt Control Register 1 will be reset when the RTC enters the standby mode. They will have to be re-configured when system (V<sub>CC</sub>) power is restored.

D5-D7: General purpose RAM bits.

#### **OUTPUT MODE REGISTER**




D0-D6: General purpose RAM bits.

**D7:** This bit is used to program the signal appearing at the MFO output, as follows:

D7	MFO Output Signal
0	Power Fail Interrupt
1	Buffered Crystal Oscillator

#### INTERRUPT CONTROL REGISTER 0




0 asenths to botsool avewis at ratelpa A autal CTL/F/9981-17

D0-D5: These bits are used to enable one of the selected periodic interrupts by writing a one into the appropriate bit. These interrupts are issued at the rollover of the clock. For example, the minutes interrupt will be issued whenever the minutes counter increments. In all likelihood the interrupt will be enabled asynchronously with the real time change. Therefore, the very first interrupt will occur in less than the periodic time chosen, but after the first interrupt all subsequent interrupts will be spaced correctly. These interrupts are useful when minute, second, real time reading, or task switching is required. When all six bits are written to a 0 this disables periodic interrupts from the Main Status Register and the interrupt pin. If battery backed mode is selected and the DP8573A is in standby  $(V_{\rm BB} > V_{\rm CC})$ , then these bits are controlled by D4 of the Real Time Mode Register.

D6 and D7: General purpose RAM.

#### INTERRUPT CONTROL REGISTER 1



TL/F/9981-18

D0-D5: Each of these bits are enable bits which will enable a comparison between an individual clock counter and its associated compare RAM. If any bit is a zero then that clock-RAM comparator is set to the "always equal" state and the associated TIME COMPARE RAM byte can be used as general purpose RAM. However, to ensure that an alarm interrupt is not generated at bit D3 of the Main Status Register, all bits must be written to a logic zero.

**D6:** In order to generate an external alarm compare interrupt to the  $\mu P$  from bit D3 of the Main Status Register, this bit must be written to a logic 1. If battery backed mode is selected and the DP8573A is in standby (V<sub>BB</sub> > V<sub>CC</sub>), then this bit is controlled by D4 of the Real Time Mode Register.

D7: The MSB of this register is the enable bit for the Power Fail Interrupt. When this bit is set to a one an interrupt will be generated to the  $\mu\text{P}$  when  $\text{V}_{\text{BB}} > \text{V}_{\text{CC}}$ . If battery backed mode is selected and the DP8573A is in standby (VBB > VCC), then this bit is controlled by D4 of the Real Time Mode Register.

	ni al gino ent s mote D6, ent e	D5	ebon D4	D3	D2	D1	In the Periodi	t on_t s 30
	Register PS = X			R/W1	R/W1	R <sup>2</sup>	and check har	1. Reset by writing
RAMV of	Register Select	RAM	RAM	Alarm Interrupt	Periodic Interrupt	Power Fail Interrupt	Interrupt Status	1 to bit. 2. Set/reset voltage at
ister 1. This d circultry.	ak to peak swing	). Typical pead ground res d ground res the PFAIL pi	0.6V of V <sub>CC</sub> an Write a 1 to bit action enables			e Periodic Fla p in the batie ad only if the agister) is a 0. ten read, D6	the clock chi can be enter eriodic Flag Ri	all pendin
	R/W <sup>4</sup>		R5 olos	R5	R <sup>5</sup>	R5	nertine ne	4. Read Osc
Test Mode	Osc. Fail/ Single Supply	1 ms	10 ms Flag	100 ms Flag	Seconds	10 Second Flag	Minute Flag	Write 0 Ba Backed M Write 1 Si
Time Save Enable	N/A	RAM	RS = 0 Addr	RAM	RAM	RAM	RAM	All Bits R/W
Lilabio				11.	1/1-N-1			
al Time Mo	de Register PS	= 0 F	RS = 1 A	ddress = 01H	NV			
RAM	PAM RAM	S = 0 F	Interrupt EN on Back-Up	Clock Start/Stop	12/ <del>24</del> Hr. Mode	Leap Year MSB	Leap Year LSB	All Bits R/W
RAM		RAM	Interrupt EN on Back-Up	Clock				All Bits R/W
RAM	RAM langia liat	RAM	Interrupt EN on Back-Up	Clock Start/Stop				] 70
RAM htput Mode MFO as Crystal	RAM Register PS =	RAM  O RS	Interrupt EN on Back-Up	Clock Start/Stop	Mode	MSB	LSB	] 70
RAM htput Mode MFO as Crystal	RAM  Register PS =	RAM  O RS	Interrupt EN on Back-Up	Clock Start/Stop	Mode	MSB	LSB	All Bits R/W
RAM  MFO as  Crystal  terrupt Cor	RAM Register PS = RAM Attrol Register 0	RAM  O RS =  RAM  PS = 0  1 ms Interrupt Enable	Interrupt EN on Back-Up  1 Addrughter RAM  RS = 1  10 ms Interrupt	Clock Start/Stop  ess = 02H  RAM  Address = 0:  100 ms Interrupt	RAM  Seconds Interrupt Enable	RAM  10 Second Interrupt	RAM  Minute Interrupt	All Bits R/W

## **Application Hints**

Enable

Enable

Suggested Initialization Procedure for DP8573Å in Battery Backed Applications that use the  $V_{BB}$  Pin

Enable

Enable

- Enter the test mode by writing a 1 to bit D7 in the Periodic Flag Register.
- Write zero to the RAM/TEST mode Register located in page 0, address HEX 1F.
- 3. Leave the test mode by writing a 0 to bit D7 in the Periodic Flag Register. Steps 1, 2, 3 guarantee that if the test mode had been entered during power on (due to random pulses from the system), all test mode conditions are cleared. Most important is that the OSC Fail Disable bit is cleared. Refer to AN-589 for more information on test mode operation.
- Enter a software loop that does the following:
   Set a 3 second(approx) software counter. The crystal oscillator may take 1 second to start.

Enable

Enable

4.1 Write a 1 to bit D3 in the Real Time Mode Register (try to start the clock). Under normal operation, this bit can be set only if the oscillator is running. During the software loop, RAM, real time counters, output configuration, interrupt control and timer functions may be initialized.

Enable


Enable

then abort and check hardware. The crystal may be defective or not installed. There may be a short at OSC IN or OSC OUT to V $_{CC}$  or GND, or to some impedance that is less than 10 M $\Omega$ .

IF a 0, then the oscillator is running, go to step 7.

- 6. Write a 0 to bit D6 in the Periodic Flag Register. This action puts the clock chip in the battery backed mode. This mode can be entered only if the OSC fail flag (bit D6 of the Periodic Flag Register) is a 0. Reminder, bit D6 is a dual function bit. When read, D6 returns oscillator status. When written, D6 causes either the Battery Backed Mode, or the Single Supply Mode of operation.
- cessfully, then the peak to peak waveform at OSC OUT is referenced to the battery voltage. If not in battery backed mode, the waveform is referenced to  $V_{\rm CC}$ . The measurement should be made with a high impedance low capacitance probe (10 M $\Omega$ , 10 pF oscilloscope probe or better). Typical peak to peak swings are within 0.6V of  $V_{\rm CC}$  and ground respectively.
- Write a 1 to bit D7 of Interrupt Control Register 1. This action enables the PFAIL pin and associated circuitry.
- Write a 1 to bit D4 of the Real Time Mode Register. This
  action ensures that bit D7 of Interrupt Control Register 1
  remains a 1 when V<sub>BB</sub> > V<sub>CC</sub> (Standby Mode).
- 9. Initialize the rest of the chip as needed.






\*These components may be necessary to meet UL requirements

for lithium batteries. Consult battery manufacturer.


2-84

# **Typical Performance Characteristics**

Operating Current vs Supply Voltage (Single Supply Mode F<sub>OSC</sub> = 32.768 kHz)




Operating Current vs Supply Voltage (Battery Backed Mode Fosc = 32.768 kHz)



■ Fully TTL compatible

III Low power standby operation (10 µA at 2.2V)

Standby Current vs Power Supply Voltage (F<sub>OSC</sub> = 32.768 kHz)




Applications

a Point of sale terminals

M Data logging

TL/F/9981-21





# MM58274C-12

# **Microprocessor Compatible Real Time Clock**

## **General Description**

The MM58274C-12 is fabricated using low threshold metal gate CMOS technology and is designed to operate in bus oriented microprocessor systems where a real time clock and calendar function are required. The on-chip 32.768 kHz crystal controlled oscillator will maintain timekeeping down to 2.2V to allow low power standby battery operation. This device is pin compatible with the MM58174A but continues timekeeping up to tens of years.

## **Applications**

- Point of sale terminals
- Teller terminals
- Word processors
- Data logging
- Industrial process control

## **Features**

Operating Current vs Supply Voltage

> Same pin-out as MM58174A, MM58274B, MM58274C, and MM58274

Typical Performance Characteristics

- Timekeeping from tenths of seconds to tens of years in independently accessible registers
- Leap year register
- 12 hour operation only
- Buffered crystal frequency output in test mode for easy oscillator setting
- Data-changed flag allows simple testing for time rollover
- Independent interrupting time with open drain output
- Fully TTL compatible
- Low power standby operation (10 µA at 2.2V)
- Low cost 16-pin DIP and 20-pin PCC

## **Block Diagram**




FIGURE 1

TL/F/5602-1

#### Operating Conditions **Absolute Maximum Ratings** (Note 1) OSOM OT JASSHOUSE MOD Min an Max III Units If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales 5.5 Operating Supply Voltage 4.5 Office/Distributors for availability and specifications. 5.5 V Standby Mode Supply Voltage 2.2 DC Input or Output Voltage -0.3V to $V_{DD} + 0.3V$ DC Input or Output Voltage 0 V<sub>DD</sub> V -40DC Input or Output Diode Current ±5.0 mA Operating Temperature Range °C Storage Temperature, TSTG -65°C to +150°C 6.5V Supply Voltage, VDD Power Dissipation, PD 500 mW Lead Temperature (Soldering, 10 seconds) 260°

## **Electrical Characteristics** $V_{DD} = 5V \pm 10\%$ , $T = -40^{\circ}$ C to $+85^{\circ}$ C unless otherwise stated.

Symbol	Parameter	Conditions		mont Min blott	Тур	Max	Units
VIH	High Level Input			2.0 900	of Read St		٧
an	Voltage (except XTAL IN)	70	egb3	Time from Trailing tobe	Data Hold of Read St		HBJ
VIL	Low Level Input Voltage (except XTAL IN)	ed		Trailing Edge of F Vivers are TRI-ST		0.8	ZHÅ
V <sub>OH</sub>	High Level Output Voltage (DB0-DB3)	$I_{OH} = -20 \mu\text{A}$ $I_{OH} = -1.6 \text{mA}$	S OT SO	V <sub>DD</sub> - 0.1 3.7	A FROM N	TAO : DAING:	V
VoH	High Level Output Voltage (INT)	$I_{OH} = -20 \mu\text{A}$ (In Test Mode)		V <sub>DD</sub> - 0.1		le	V Symb
V <sub>OL</sub>	Low Level Output Voltage (DB0-DB3,	$I_{OL} = 20 \mu A$ $I_{OL} = 1.6 \text{ mA}$				0.1 0.4	· V
en	125 (TNI	400	Strobe	tus Valid to Write	Address (		VVA2
l <sub>IL</sub>	Low Level Input Current (AD0-AD3, DB0-DB3)	V <sub>IN</sub> = V <sub>SS</sub> (Note 2)	⊃w. edo	ct On to Write Str		-80	μΑ
I <sub>ILC</sub>	Low Level Input Current (WR, RD)	V <sub>IN</sub> = V <sub>SS</sub> (Note 2)	- MIN - 1 - 1	valid to 5 white State State		-190	μΑ
IIL	Low Level Input Current (CS)	V <sub>IN</sub> = V <sub>SS</sub> (Note 2)	gniwo	-5 MoH amiT bloH to	Chip Sela	-550	μΑ
lozh	Ouput High Level Leakage Current (INT)	$V_{OUT} = V_{DD}$	powing	us Hold Time Fo	Address F	2.0	μA
I <sub>DD</sub>	Average Supply Current	All $V_{IN} = V_{CC}$ or Open 0 $V_{DD} = 2.2V$ (Standby N $V_{DD} = 5.0V$ (Active Mod	lode)	Hold Time Foftow be _≠	Cata Bus Write Stro	10	μA mA
CIN	Input Capacitance	70		lus Valid Before	5	10	pF
Cout	Output Capacitance	(Outputs Disabled)	-	OGO BG BIN	10	- 1	pF

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur. All voltages referenced to ground unless otherwise noted.

Note 2: The DB0-DB3 and AD0-AD3 lines all have active P-channel pull-up transistors which will source current. The CS, RD, and WR lines have internal pull-up resistors to V<sub>DD</sub>.

## AC Switching Characteristics

READ TIMING: DATA FROM PERIPHERAL TO MICROPROCESSOR VDD = 5V ±0.5V, CL = 100 pF = 0.548019 A VISIBILI II

Standby Mode Supply Voltage 2.2	pecifications.	Office/Distri			
A Operating Temperature Range —40		= -40°C to +		Occupation of C	
0	66°C nim 150	Тур	ота Мах вто	Storage Tem	
Address Bus Valid to Data Valid	3.8	390	650 V	ns ns	
Chip Select On to Data Valid	M 606	140	300	ns	
Read Strobe On to Data Valid	88	140	10 ac008 ds)	entrebns)	
Read Strobe Width (Note 3, Note 7)			DC		
Address Bus Hold Time from Trailing Edge of Read Strobe	1 ± Ve = 00	teristics	al Charac	olitions 13	
Chip Select Hold Time from Trailing Edge of Read Strobe	0 001			ns	
Data Hold Time from Trailing Edge of Read Strobe	70	160	Voltage (exce XTAL IN)	ns	
Time from Trailing Edge of Read Strobe Until O/P Drivers are TRI-STATE®			250	ns	
	Address Bus Valid to Data Valid Chip Select On to Data Valid Read Strobe On to Data Valid Read Strobe Width (Note 3, Note 7) Address Bus Hold Time from Trailing Edge of Read Strobe Chip Select Hold Time from Trailing Edge of Read Strobe Data Hold Time from Trailing Edge of Read Strobe Time from Trailing Edge of Read Strobe	Parameter of Min  Address Bus Valid to Data Valid  Chip Select On to Data Valid  Read Strobe On to Data Valid  Read Strobe Width (Note 3, Note 7)  Address Bus Hold Time from Trailing Edge of Read Strobe  Chip Select Hold Time from Trailing Edge of Read Strobe  Data Hold Time from Trailing Edge 70 of Read Strobe  Time from Trailing Edge of Read Strobe	Parameter Min Typ  Address Bus Valid to Data Valid 140  Read Strobe On to Data Valid 140  Read Strobe Width (Note 3, Note 7)  Address Bus Hold Time from Trailing Edge of Read Strobe On Trailing Edge On Tra	Parameter  Address Bus Valid to Data Valid  Chip Select On to Data Valid  Read Strobe On to Data Valid  Read Strobe Width (Note 3, Note 7)  Address Bus Hold Time from Trailing Edge of Read Strobe  Chip Select Hold Time from Trailing Edge  Of Read Strobe  Data Hold Time from Trailing Edge  Of Read Strobe  Time from Trailing Edge of Read Strobe	

Absolute Maximum Ratings (Note 1)

## WRITE TIMING: DATA FROM MICROPROCESSOR TO PERIPHERAL $V_{DD} = 5V \pm 0.5V$

Symbol		Parameter	Au 02- Hol	HOV Units			
V	10		T <sub>A</sub> = -40°C to +85°C				
v I	0.4		Am Min = Jo	Typ 880 -080 Max NoV	101		
t <sub>AW</sub>		Address Bus Valid to Write Strobe	400	125	ns		
Kar	08-	(Note 4, Note 6)	VIN = Vss (Not	Low Level Input Current	l nl		
tcsw		Chip Select On to Write Strobe	250	(AD0-AD3, DE0-DE001	ns		
t <sub>DW</sub>	-190	Data Bus Valid to Write Strobe	10M) 2400 MV	Low Level Input Curr 022	ns		
t <sub>WW</sub>		Write Strobe Width (Note 6)	250	95 (GM, HW)	ns		
twcs	000	Chip Select Hold Time Following Write Strobe	10N) SSA = NIA	(CS)	ns		
t <sub>WA</sub>	0.9	Address Bus Hold Time Following Write Strobe	GOV 0 TUOV	Cuput High Letel Leakage Current (INT)	ns		
t <sub>WD</sub>	10	Data Bus Hold Time Following Write Strobe	18) VS 100 GGV	Average Supple Outres	ns		
t <sub>AWS</sub>	0.1	Address Bus Valid Before Start of Write Strobe	70	Input Capacitarica 02	ns		

Note 3: Except for special case restriction: with interrupts programmed, max read strobe width of control register (ADDR 0) is 30 ms. See section on Interrupt Programming.


Note 4: All timings measured to the trailing edge of write strobe (data latched by the trailing edge of WR).

Note 5: Input test waveform peak voltages are 2.4V and 0.4V. Output signals are measured to their 2.4V and 0.4V levels.

Note 6: Write strobe as used in the Write Timing Table is defined as the period when both chip select and write inputs are low, ie.,  $\overline{WS}$ , =  $\overline{CS}$  +  $\overline{WR}$ . Hence write strobe commences when both signals are low, and terminates when the first signal returns high.

Note 7: Read strobe as used in the Read Timing Table is defined as the period when both chip select and read inputs are low, ie.,  $\overline{\text{RS}} = \overline{\text{CS}} + \overline{\text{RD}}$ .

Note 8: Typical numbers are at  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}C$ .



## **Functional Description**

The MM58274C-12 is a bus oriented microprocessor real time clock. It has the same pin-out as the MM58174A while offering extended timekeeping up to units and tens of years. To enhance the device further, a number of other features have been added including: 12 hour counting, a testable data-changed flag giving easy error-free time reading and simplified interrupt control.

A buffered oscillator signal appears on the interrupt output when the device is in test mode. This allows for easy oscillator setting when the device is initially powered up in a system.

The counters are arranged as 4-bit words and can be randomly accessed for time reading and setting. The counters output in BCD (binary coded decimal) 4-bit numbers. Any register which has less than 4 bits (e.g., days of week uses only 3 bits) will return a logic 0 on any unused bits. When written to, the unused inputs will be ignored.

Writing a logic 1 to the clock start/stop control bit resets the internal oscillator divider chain and the tenths of seconds counter. Writing a logic 0 will start the clock timing from the nearest second. The time then updates every 100 ms with all counters changing synchronously. Time changing during a read is detected by testing the data-changed bit of the control register after completing a string of clock register reads.

Interrupt delay times of 0.1s, 0.5s, 1s, 5s, 10s, 30s or 60s can be selected with single or repeated interrupt outputs. The open drain output is pulled low whenever the interrupt timer times out and is cleared by reading the control register.

#### CIRCUIT DESCRIPTION

The block diagram in *Figure 1* shows the internal structure of the chip. The 16-pin package outline is shown in *Figure 2*.

#### **Crystal Oscillator**


This consists of a CMOS inverter/amplifier with an on-chip bias resistor. Externally a 20 pF capacitor, a 6 pF-36 pF trimmer capacitor and a crystal are suggested to complete the 32.768 kHz timekeeping oscillator circuit.

The 6 pF-36 pF trimmer fine tunes the crystal load impedance, optimizing the oscillator stability. When properly adjusted (i.e., to the crystal frequency of 32.768 kHz), the circuit will display a frequency variation with voltage of less than 3 ppm/V. When an external oscillator is used, connect to oscillator input and float (no connection) the oscillator output.

When the chip is enabled into test mode, the oscillator is gated onto the interrupt output pin giving a buffered oscillator output that can be used to set the crystal frequency when the device is installed in a system. For further information see the section on Test Mode.

#### **Divider Chain**

The crystal oscillator is divided down in three stages to produce a 10 Hz frequency setting pulse. The first stage is a non-integer divider which reduces the 32.768 kHz input to 30.720 kHz. This is further divided by a 9-stage binary ripple counter giving an output frequency of 60 Hz. A 3-stage Johnson counter divides this by six, generating a 10 Hz output. The 10 Hz clock is gated with the 32.768 kHz crystal frequency to provide clock setting pulses of 15.26 µs duration. The setting pulse drives all the time registers on the



2-90

device which are synchronously clocked by this signal. All time data and data-changed flag change on the falling edge of the clock setting pulse.

## **Data-Changed Flag**

The data-changed flag is set by the clock setting pulse to indicate that the time data has been altered since the clock was last read. This flag occupies bit 3 of the control register where it can be tested by the processor to sense data-changed. It will be reset by a read of the control register. See the section, "Methods of Device Operation", for suggested clock reading techniques using this flag.

#### **Seconds Counters**

There are three counters for seconds:

- a) tenths of seconds as only to stourneth betseder to elphis
- b) units of seconds, the letatoes sint to stid early rewol entT
- c) tens of seconds. First address in a swind russ of like is a second of the second of

The registers are accessed at the addresses shown in Table I. The tenths of seconds register is reset to 0 when the clock start/stop bit (bit 2 of the control register) is set to logic 1. The units and tens of seconds are set up by the processor, giving time setting to the nearest second. All three registers can be read by the processor for time output.

#### **Minutes Counters**

There are two minutes counters:

- a) units of minutes
- b) tens of minutes.

Both registers may be read to or written from as required.

Both counters may be accessed for read or write operations as desired.

The tens of hours register has only one active bit and the top three bits are set to logic 0. Data bit 1 of the clock setting register is the AM/PM indicator; logic 0 indicating AM, logic 1 for PM.

Bit 0 of the clock setting register must be written to 0 for correct 12 hour operation.

## Days Counters on noidw to assitt ager eurithoo synwis lilw

There are two days counters: to movel ent and ent of the

- a) units of days
- b) tens of days. O besigned at relaiger philles woold en'T

The days counters will count up to 28, 29, 30 or 31 depending on the state of the months counters and the leap year counter. The microprocessor has full read/write access to these registers.

## Months Counters old eggs 2 stage bit saturos assy goal edit

There are two months counters: all normally described at

- a) units of months
- b) tens of months.

Both these counters have full read/write access.

## Years Counters 2 evan bluoris 8881 ni bernma gorq xloolo

There are two years counters:

- a) units of years at the lead by the read by the leap year counter can be read by
- b) tens of years.

Both these counters have full read/write access. The years will count up to 99 and roll over to 00.

# Hours Counters

There are two hours counters:

- a) units of hours
- b) tens of hours.

#### TABLE I. Address Decoding of Real-Time Clock Internal Registers

Register Selected	Control Wo	Address (Binary)				Access	
080 180	AD3	AD2	AD1	AD0	(Hex)	Access	
0 Control Register	0.0	0 X	0	lonselo	Interruj <b>o</b> output	Split Read and Write	
1 Tenths of Seconds	. 0	0	0	1.1 of te	start/stop bit se	Read Only	
2 Units Seconds	0 0	0/1\0	1	0	2	0.1 Second W\R	
3 Tens Seconds	0 0	0/1 0	1	1	3	0.5 Second W\R	
4 Units Minutes	0 0	1 1\0	0	0	083 = 0 for sin	R/W bncos8 t	
5 Tens Minutes	0 1	1 1\0	0	igre interrupt peated interrupt	5	5 Seconds . W\R	
6 Unit Hours	0	1 1/0	1	0	6	10 Seconds W\R	
7 Tens Hours	0	1 10	1	1	7	30 Seconds W\R	
8 Units Days	1.0	0/1 0	0	0	8	. R/W abnooed de	
9 Tens Days	1	0	0	(qualah 1mit lle)	ebom 9 unem	R/W Supplement	
10 Units Months	1	0			on in A timeo	R/Wood betsege R	
11 Tens Months	1	0			ob and en grinning en Gris do a	With first intern W.R.	
12 Units Years	1 1	1	0	0	С	R/W	
13 Tens Years	1	1	0	1	D	R/W	
14 Day of Week	1	1	- 1	0	E	R/W	
15 Clock Setting/ Interrupt Registers	1	1	1	1	F	R/W	

## **Day of Week Counter**

The day of week counter increments as the time rolls from (11:59 PM to 12:00 AM). It counts from 1 to 7 and rolls back to 1. Any day of the week may be specified as day 1.

## Clock Setting Register/Interrupt Register

The interrupt select bit in the control register determines which of these two registers is accessible to the processor at address 15. Normal clock and interrupt timing operations will always continue regardless of which register is selected onto the bus. The layout of these registers is shown in Table II.

The clock setting register is comprised of three separate functions:

- a) leap year counter: bits 2 and 3
- b) AM/PM indicator: bit 1 and no as a control of the first selection
- c) 12-hour mode set: bit 0 (see Table IIA).

The leap year counter is a 2-stage binary counter which is clocked by the months counter. It changes state as the time rolls over from 11:59 on December 31 to 00:00 on January 1.

The counter should be loaded with the 'number of years since last leap year' e.g., if 1980 was the last leap year, a clock programmed in 1983 should have 3 stored in the leap year counter. If the clock is programmed during a leap year, then the leap year counter should be set to 0. The contents of the leap year counter can be read by the µP.

The AM/PM indicator returns a logic 0 for AM and a logic 1 for PM. It is clocked when the hours counter rolls from 11:59 to 12:00.

The 12-hour mode bit is set to logic 0 for 12-hour mode, logic 1 is illegal.

**IMPORTANT NOTE:** Hours mode and AM/PM bits cannot be set in the same write operation. See the section on Initialization (Methods of Device Operation) for a suggested setting routine.

All bits in the clock setting register may be read by the processor

The interrupt register controls the operation of the timer for interrupt output. The processor programs this register for single or repeated interrupts at the selected time intervals.

The lower three bits of this register set the time delay period that will occur between interrupts. The time delays that can be programmed and the data words that select these are outlined in Table IIB.

Data bit 3 of the interrupt register sets for either single or repeated interrupts; logic 0 gives single mode, logic 1 sets for repeated mode.

Using the interrupt is described in the Device Operation section.

**TABLE IIA. Clock Setting Register Layout** 

Function	of nevo flor bas 66 Data Bits Used				Comments	Access	
ranotion	DB3	DB2	DB1	DB0	O IIIII O III	ours Counts	
Leap Year Counter	Χ.	X			0 Indicates a Leap Year	R/W	
AM/PM Indicator			X		0 = AM 1 = PM	R/W	
12-Hour Bit				X	0 = 12-Hour Mode 1 = Illegal	R/W	

#### TABLE IIB. Interrupt Control Register

Function	Comments	Address (Blosn)	Contro	ol Word
ranotion	ADD ADD	DB3	DB2	DB1 DB0
No Interrupt	Interrupt output cleared,	0 X 0	0.0	OchalgeRiottnoCO
Read Only	start/stop bit set to 1.	0 0		Tenths of Seconds
0.1 Second	9 0	0/1	0	2 PUnits Seconds 0
0.5 Second WA		0/1	0 0	1 abnoord and 1
1 Second	DD0 04	0/1	0 0	1 setun M stinU1
5 Seconds	DB3 = 0 for single interrupt DB3 = 1 for repeated interrupt	0/1	10	5 OT ena Minutes 0
10 Seconds	DB3 = 1 for repeated interrupt	0/1	10	0 au oH sinU1 8
30 Seconds		0/1	. 10	1 anupH aneTO
60 Seconds		0/1 0	. 1	1 eyrG atinU1 8

Timing Accuracy: single interrupt mode (all time delays): ±1 ms Repeated Mode: ±1 ms on initial timeout, thereafter synchronous with first interrupt (i.e., timing errors do not accumulate). I nere are three registers which control different operations of the clock:

- a) the clock setting register
- b) the interrupt register
- c) the control register.

The clock setting and interrupt registers both reside at address 15, access to one or the other being controlled by the interrupt select bit; data bit 1 of the control register.

The clock setting register programs the timekeeping of the clock. The 12-hour mode and the AM/PM indicator occupy bits 0 and 1, respectively. Data bits 2 and 3 set the leap year counter.

The interrupt register controls the operation of the interrupt timer, selecting the required delay period and either single or repeated interrupt.

The control register is responsible for controlling the operations of the clock and supplying status information to the processor. It appears as two different registers; one with write only access and one with read only access.

The write only register consists of a bank of four latches which control the internal processes of the clock.

The read only register contains two output data latches which will supply status information for the processor. Table III shows the mapping of the various control latches and status flags in the control register. The control register is located at address 0.

The write only portion of the control register contains four latches:

A logic 1 written into the test bit puts the device into test mode. This allows setting of the oscillator frequency as well as rapid testing of the device registers, if required. A more complete description is given in the Test Mode section. For normal operation the test bit is loaded with logic 0.

The clock start/stop bit stops the timekeeping of the clock and resets to 0 the tenths of seconds counter. The time of day may then be written into the various clock registers and the clock restarted synchronously with an external time source. Timekeeping is maintained thereafter.

A logic 1 written to the start/stop bit halts clock timing. Timing is restarted when the start/stop bit is written with a logic

The interrupt select bit determines which of the two registers mapped onto address 15 will be accessed when this address is selected.

interrupt register. Toug & sen retaiper louinou a gritub benotel

The interrupt start/stop bit controls the running of the interrupt timer. It is programmed in the same way as the clock start/stop bit; logic 1 to halt the interrupt and reset the timer, logic 0 to start interrupt timing.

When no interrupt is programmed (interrupt control register set to 0), the interrupt start/stop bit is automatically set to a logic 1. When any new interrupt is subsequently programmed, timing will not commence until the start/stop bit is loaded with 0.

In the single interrupt mode, interrupt timing stops when a timeout occurs. The processor restarts timing by writing logic 0 into the start/stop bit.

In repeated interrupt mode the interrupt timer continues to count with no intervention by the processor necessary.

Interrupt timing may be stopped in either mode by writing a logic 1 into the interrupt start/stop bit. The timer is reset and can be restarted in the normal way, giving a full time delay period before the next interrupt.

In general, the control register is set up such that writing 0's into it will start anything that is stopped, pull the clock out of test mode and select the clock setting register onto the bus. In other words, writing 0 will maintain normal clock operation and restart interrupt timing, etc.

The read only portion of the control register has two status outputs:

Since the MM58274C-12 keeps real time, the time data changes asynchronously with the processor and this may occur while the processor is reading time data out of the clock.

Some method of warning the processor when the time data has changed must thus be included. This is provided for by the data-changed flag located in bit 3 of the control register. This flag is set by the clock setting pulse which also clocks the time registers. Testing this bit can tell the processor whether or not the time has changed. The flag is cleared by a read of the control register but not by any write operations. No other register read has any effect on the state of the data-changed flag.

Data bit 0 is the interrupt flag. This flag is set whenever the interrupt timer times out, pulling the interrupt output low. In a polled interrupt routine the processor can test this flag to determine if the MM58274C-12 was the interrupting device. This interrupt flag and the interrupt output are both cleared by a read of the control register.

## TABLE III. The Control Register Layout

Access (addr0)	DB3	DB2	DB1	DB0
Read From:	Data-Changed Flag	O <sub>3W</sub> 40 180	The ook - manx	Interrupt Flag
Write To:	Test 0 = Normal 1 = Test Mode	Clock Start/Stop 0 = Clock Run 1 = Clock Stop	Interrupt Select  0 = Clock Setting Register  1 = Interrupt Register	Interrupt Start/Stop 0 = Interrupt Run 1 = Interrupt Stop

Both of the flags and the interrupt output are reset by the trailing edge of the read strobe. The flag information is held latched during a control register read, guaranteeing that stable status information will always be read out by the processor.

Interrupt timeout is detected and stored internally if it occurs during a read of the control register, the interrupt output will then go low only after the read has been completed.

A clock setting pulse occurring during a control register read will *not* affect the data-changed flag since time data read out before or after the control read will not be affected by the time change.

# METHODS OF DEVICE OPERATION "gunefini elgrile edi ni

#### **Test Mode**

National Semiconductor uses test mode for functionally testing the MM58274C-12 after fabrication and again after packaging. Test mode can also be used to set up the oscillator frequency when the part is first commissioned.

Figure 4 shows the internal clock connections when the device is written into test mode. The 32.768 kHz oscillator is gated onto the interrupt output to provide a buffered output for initial frequency setting. This signal is driven from a TRI-STATE output buffer, enabling easy oscillator setting in systems where interrupt is not normally used and there is no external resistor on the pin.

If an interrupt is programmed, the 32.768 kHz output is switched off to allow high speed testing of the interrupt timer. The interrupt output will then function as normal.


The clock start/stop bit can be used to control the fast clocking of the time registers as shown in Figure 4.

#### Initialization

When it is first installed and power is applied, the device will need to be properly initialized. The following operation steps are recommended when the device is set up (all numbers are decimal):

- 1) Disable interrupt on the processor to allow oscillator setting. Write 15<sub>10</sub> into the control register: The clock and interrupt start/stop bits are set to 1, ensuring that the clock and interrupt timers are both halted. Test mode and the interrupt register are selected.
- 2) Write 0 to the interrupt register: Ensure that there are no interrupts programmed and that the oscillator will be gated onto the interrupt output.
- 3) Set oscillator frequency: All timing has been halted and the oscillator is buffered out onto the interrupt line.
- 4) Write 5 to the control register: The clock is now out of test mode but is still halted. The clock setting register is now selected by the interrupt select bit.
- 5) Write 0001 to all registers. This ensures starting with a valid BCD value in each register.
- 6) Set 12-hour mode: Write 0 to data bit 0 of the clock setting register.
- 7) Load Real-Time Registers: All time registers (including Leap Years and AM/PM bit) may now be loaded in any order. Note that when writing to the clock setting register to set up Leap Years and AM/PM, the Hours Mode bit must not be altered from the value programmed in step 5.
- 8) Write 0 to the control register: This operation finishes the clock initialization by starting the time. The final control register write should be synchronized with an external time source.

In general, timekeeping should be halted before the time data is altered in the clock. The data can, however, be altered at any time if so desired. Such may be the case if the user wishes to keep the clock corrected without having to stop and restart it; i.e., winter/summer time changing can be accomplished without halting the clock. This can be done in software by sensing the state of the data-changed flag and only altering time data just after the time has rolled over (data-changed flag set).



## **Reading the Time Registers**

Using the data-changed flag technique supports microprocessors with block move facilities, as all the necessary time data may be read sequentially and then tested for validity as shown below.

- 1) Read the control register, address 0: This is a dummy read to reset the data-changed flag (DCF) prior to reading the time registers.
- 2) Read time registers: All desired time registers are read out in a block.
- 3) Read the control register and test DCF: If DCF is cleared (logic 0), then no clock setting pulses have after occurred since step 1. All time data is guaranteed good and time reading is complete.

If DCF is set (logic 1), then a time change has occurred since step 1 and time data may not be consistent. Repeat steps 2 and 3 until DCF is clear. The control read of step 3 will have reset DCF, automatically repeating the step 1 action.

#### **Interrupt Programming**

The interrupt timer generates interrupts at time intervals which are programmed into the interrupt register. A single interrupt after delay or repeated interrupts may be programmed. Table IIB lists the different time delays and the data words that select them in the interrupt register.

Once the interrupt register has been used to set up the delay time and to select for single or repeat, it takes no further part in the workings of the interrupt system. All activity by the processor then takes place in the control register. Initializing:

- 1) Write 3 to the control register (AD0): Clock timing continues, interrupt register selected and interrupt timing stopped.
- Write interrupt control word to address 15: The interrupt register is loaded with the correct word (chosen from Table IIB) for the time delay required and for single or repeated interrupts.
- 3) Write 0 or 2 to the control register: Interrupt timing commences. Writing 0 selects the clock setting register onto the data bus; writing 2 leaves the interrupt register selected. Normal timekeeping remains unaffected.

#### On Interrupt:

Read the control register and test for Interrupt Flag (bit 0). If the flag is cleared (logic 0), then the device is not the source of the interrupt.

If the flag is set (logic 1), then the clock did generate an interrupt. The flag is reset and the interrupt output is cleared by the control register read that was used to test for interrupt.

Single Interrupt Mode:

When appropriate, write 0 or 2 to the control register to restart the interrupt timer.

Repeated Interrupt Mode:

Timing continues, synchronized with the control register write which originally started interrupt timing. No further intervention is necessary from the processor to maintain timing.

In either mode interrupt timing can be stopped by writing 1 into the control register (interrupt start/stop set to 1). Timing for the full delay period recommences when the interrupt start/stop bit is again loaded with 0 as normal.

**IMPORTANT NOTE:** Using the interrupt timer places a constraint on the maximum Read Strobe width which may be applied to the clock. Normally all registers may be read from with a  $t_{RW}$  down to DC (i.e.,  $\overline{CS}$  and  $\overline{RD}$  held continuously low). When the interrupt timer is active however, the maximum read strobe width that can be applied to the control register (Addr 0) is 30 ms.

This restriction is to allow the interrupt timer to properly reset when it times out. Note that it only affects reading of the control register—all other addresses in the clock may be accessed with DC read strobes, regardless of the state of the interrupt timer. Writes to any address are unaffected.

#### NOTES ON AC TIMING REQUIREMENTS

Although the Switching Time Waveforms show Microbus control signals used for clock access, this does not preclude the use of the MM58274C-12 in other non-Microbus systems. Figure 5 is a simplified logic diagram showing how the control signals are gated internally to control access to the clock registers. From this diagram it is clear that  $\overline{\text{CS}}$  could be used to generate the internal data transfer strobes, with  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  inputs set up first. This situation is illustrated in Figure 6.

The internal data busses of the MM58274C-12 are fully CMOS, contributing to the flexibility of the control inputs. When determining the suitability of any given control signal pattern for the MM58274C-12 the timing specifications in AC Switching Characteristics should be examined. As long as these timings are met (or exceeded) the MM58274C-12 will function correctly.

When the MM58274C-12 is connected to the system via a peripheral port, the freedom from timing constraints allows for very simple control signal generation, as in *Figure 7*. For reading (*Figure 7a*), Address,  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  may be activated simultaneously and the data will be available at the port after  $t_{\text{AD}}$ -max (650 ns). For writing (*Figure 7b*), the address and data may be applied simultaneously; 70 ns later  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  may be strobed together.




FIGURE 5. MM58274C-12 Microprocessor Interface Diagram of more facilities and selection of the condition of the condi





FIGURE 6. Valid MM58274C-12 Control Signals Using Chip Select Generated Access Strobes of the Source of the Source

imultaneously and the data will be available at the port that tap-max (850 ns). For writing (Figure 7b), the address and data may be applied from that anoughly. 70 ns later CS and To the tape the stroked translater.



## **APPLICATION HINTS**

## **Time Reading Using Interrupt**

In systems such as point of sale terminals and data loggers, time reading is usually only required on a random demand basis. Using the data-changed flag as outlined in the section on methods of operation is ideal for this type of system. Some systems, however, need to sense a change in real time; e.g., industrial timers/process controllers, TV/VCR clocks, any system where real time is displayed.

The interrupt timer on the MM58274C-12 can generate interrupts synchronously with the time registers changing, using software to provide the initial synchronization.

In single interrupt mode the processor is responsible for initiating each timing cycle and the timed period is accurate to  $\pm 1$  ms

In repeated interrupt mode the period from the initial processor start to the first timeout is also only accurate to  $\pm 1$  ms. The following interrupts maintain accurate delay periods relative to the first timeout. Thus, to utilize interrupt to control time reading, we will use repeated interrupt mode.

In repeated mode the time period between interrupts is exact, which means that timeouts will always occur at the same point relative to the internal clock setting pulses. The case for 0.1s interrupts is shown in *Figure A-1*. The same is true for other delay periods, only there will be more clock setting pulses between each interrupt timeout. If we set up the interrupt timer so that interrupt always times out just after the clock setting pulse occurs (*Figure A-2*), then there is no need to test the data-changed flag as we know that the time data has just changed and will not alter again for another 100 ms.

This can be achieved as outlined below:

1) Follow steps 1 and 2 of the section on interrupt programming. In step 2 set up for repeated interrupt.

2) Read control register AD0: This is a dummy read to reset the data-changed flag.

Functional Description (continued)

- 3) Read control register AD0 until data-changed flag is set.
- 4) Write 0 or 2 to control register. Interrupt timing commences.

## **Time Reading with Very Slow Read Cycles**

If a system takes longer than 100 ms to complete reading of all the necessary time registers (e.g., when CMOS processors are used) or where high level interpreted language routines are used, then the data-changed flag will always be set when tested and is of no value. In this case, the time registers themselves must be tested to ensure data accuracy.

The technique below will detect both time changing between read strobes (i.e., between reading tens of minutes and units of hours) and also time changing during read, which can produce invalid data.

- 1) Read and store the value of the *lowest* order time register required.
- 2) Read out all the time registers required. The registers may be read out in any order, simplifying software requirements
- 3) Read the lowest order register and compare it with the value stored previously in step 1. If it is still the same, then all time data is good. If it has changed, then store the new value and go back to step 2.

In general, the rule is that the first and last reads *must* both be of the lowest order time register. These two values can then be compared to ensure that no change has occurred. This technique works because for any higher order time register to change, all the lower order registers must also change. If the lowest order register does not change, then no higher order register has changed either.

TL/F/5602-11




FIGURE A-1. Time Delay from Clock Setting Pulses to Interrupt is Constant




FIGURE A-2. Interrupt Timer Synchronized with Clock Setting Pulses

# MM58274C egnerature Temperature Ann 0.8 ±

# Microprocessor Compatible Real Time Clock To Tutal State of the Compatible Real Time Clock To Tutal State of the Compatible Real Time Clock To Tutal State of the Compatible Real Time Clock To Tutal State of the Compatible Real Time Clock To Tutal State of the Compatible Real Time Clock To Tutal State of the Compatible Real Time Clock To Tutal State of the Compatible Real Time Clock To Tutal State of the Compatible Real Time Clock To Tutal State of the Compatible Real Time Clock To Tutal State of the Compatible Real Time Clock To Tutal State of the Compatible Real Time Clock To Tutal State of the Compatible Real Time Clock To Tutal State of the Compatible Real Time Clock To Tutal State of the Compatible Real Time Clock To Tutal State of the Compatible Real Stat

## **General Description**

The MM58274C is fabricated using low threshold metal gate CMOS technology and is designed to operate in bus oriented microprocessor systems where a real time clock and calendar function are required. The on-chip 32.768 kHz crystal controlled oscillator will maintain timekeeping down to 2.2V to allow low power standby battery operation. This device is pin compatible with the MM58174A but continues timekeeping up to tens of years. The MM58274C is a direct replacement for the MM58274 offering improved Bus access cycle times.

## **Applications**

- Point of sale terminals
- Teller terminals
- Word processors
- Data logging
- Industrial process control

## **Features**

■ Same pin-out as MM58174A, MM58274B, MM58274

Supply Voltage, Vpp

- Timekeeping from tenths of seconds to tens of years in independently accessible registers ■ Leap year register
- Hours counter programmable for 12 or 24-hour
- Buffered crystal frequency output in test mode for easy oscillator setting

High Level Output

- Data-changed flag allows simple testing for time
- Independent interrupting time with open drain output
- Fully TTL compatible
- Low power standby operation (10 µA at 2.2V)
- Low cost 16-pin DIP and 20-pin PCC

## **Block Diagram** INTERRUPT CONTROL BUS ADDRESS BUS DATA BUS 32.768 kHz OSCILLATOR DIVIDERS BUFFER ADDRESS R/W LOGIC 10 YEARS 10 MONTHS READ MULTIPLEXER READ/WRITE MULTIPLEXER Note 2: T 10 MINUTES

FIGURE 1

TL/F/11219-1

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

(Soldering, 10 seconds)

**Operating Conditions** 

 Min
 Max
 Units

 Operating Supply Voltage
 4.5
 5.5
 V

 Standby Mode Supply Voltage
 2.2
 5.5
 V

 DC Input or Output Voltage
 0
 V<sub>DD</sub>
 V

 Operating Temperature Range
 -40
 85
 °C

# **Electrical Characteristics** $V_{DD} = 5V \pm 10\%$ , $T = -40^{\circ}C$ to $+85^{\circ}C$ unless otherwise stated.

260°

Symbol	Parameter	Conditions	Min Table	Тур	Max	Units
ode f <b>niV</b> assy time	Voltage (except	is access cycle oscillator settle:  It Data-changed	a 04 2.0 M d a bevorant prins			
VIL.		rollover  in Independent I  in Fully TTL con			8.0 11 cont of sale	
V <sub>OH</sub>	High Level Output   Signature   Voltage (DB0-DB3)	$I_{OH} = -20 \mu\text{A}$ $I_{OH} = -1.6 \text{mA}$	V <sub>DD</sub> - 0.1 3.7		ford process lata logging	V
V <sub>OH</sub>	High Level Output Voltage (INT)	$I_{OH} = -20 \mu A$ (In Test Mode)	V <sub>DD</sub> - 0.1	AFRICO SEC	idustriai pro	V
V <sub>OL</sub>	Low Level Output Voltage (DB0-DB3, INT)	$I_{OL} = 20 \mu A$ $I_{OL} = 1.6 \text{ mA}$	ADDRESS NUS	gram	0.1 0.4	V V
IIL pro-	Low Level Input Current (AD0-AD3, DB0-DB3)	V <sub>IN</sub> = V <sub>SS</sub> (Note 2)	-5		-80	μΑ
ĬĿ	Low Level Input Current (WR, RD)	V <sub>IN</sub> = V <sub>SS</sub> (Note 2)	-5		-190	μΑ
I <sub>IL</sub>	Low Level Input Current (CS)	V <sub>IN</sub> = V <sub>SS</sub> (Note 2)	-5	2007	-550	μΑ
lozh	Ouput High Level Leakage Current (INT)	V <sub>OUT</sub> = V <sub>DD</sub>		45.15	2.0	μΑ
I <sub>DD</sub>	Average Supply Current	All $V_{IN} = V_{CC}$ or Open Circuit $V_{DD} = 2.2V$ (Standby Mode) $V_{DD} = 5.0V$ (Active Mode)		4	10	μA mA
CIN	Input Capacitance	ASSESSMENT STUMP (ASSES		5	10	pF
Cour	Output Capacitance	(Outputs Disabled)	9 4	10		pF

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur. All voltages referenced to ground unless otherwise noted.

Note 2: The DB0-DB3 and AD0-AD3 lines all have active P-channel pull-up transistors which will source current. The CS, RD, and WR lines have internal pull-up resistors to V<sub>DD</sub>.

Switching Time Waveforms

## **AC Switching Characteristics**

READ TIMING: DATA FROM PERIPHERAL TO MICROPROCESSOR  $V_{DD} = 5V \pm 0.5V$ ,  $C_L = 100 \, pF$ 

Symbol	Parameter GLIAY 22980	Head Cycle	Units		
Symbol	VI.O management from the second contract of t	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			
	YS.S. and an analysis of the second s	Min	Тур	Max	
t <sub>AD</sub>	Address Bus Valid to Data Valid		390	650	ns
t <sub>CSD</sub>	Chip Select On to Data Valid		140	300	ns
t <sub>RD</sub>	Read Strobe On to Data Valid		140	300	ns
t <sub>RW</sub>	Read Strobe Width (Note 3, Note 7)			DC	
t <sub>RA</sub>	Address Bus Hold Time from Trailing Edge of Read Strobe	0		D3-00	ns
t <sub>CSH</sub>	Chip Select Hold Time from Trailing Edge of Read Strobe	O			ns
t <sub>RH</sub>	Data Hold Time from Trailing Edge of Read Strobe	70	160		ns
t <sub>HZ</sub>	Time from Trailing Edge of Read Strobe Until O/P Drivers are TRI-STATE®	Write Cycle		250	ns

## WRITE TIMING: DATA FROM MICROPROCESSOR TO PERIPHERAL $V_{DD} = 5V \pm 0.5V$

Symbol	Parameter		Units		
Oyinboi .	T di dilitato	processor T,	Onito		
		Min	Тур	Max	
t <sub>AW</sub>	Address Bus Valid to Write Strobe	400	125		ns
tcsw	Chip Select On to Write Strobe	250	100	00-58	ns
t <sub>DW</sub>	Data Bus Valid to Write Strobe	400	220		ns
t <sub>WW</sub>	Write Strobe Width (Note 6)	250	95		ns
twcs	Chip Select Hold Time Following Write Strobe	0	ement	ion Diac	ns Connect
t <sub>WA</sub>	Address Bus Hold Time Following Write Strobe #	0	ne Packace	Dugl-In-Lie	ns
t <sub>WD</sub>	Data Bus Hold Time Following Write Strobe	100	35 doV = 81	7-1-2	ns
t <sub>AWS</sub>	Address Bus Valid Before Start of Write Strobe	70	TIO JATX 20 at	D-12	ns

Note 3: Except for special case restriction: with interrupts programmed, max read strobe width of control register (ADDR 0) is 30 ms. See section on Interrupt Programming.

Note 4: All timings measured to the trailing edge of write strobe (data latched by the trailing edge of  $\overline{WR}$ ).

Note 5: Input test waveform peak voltages are 2.4V and 0.4V. Output signals are measured to their 2.4V and 0.4V levels.

Note 6: Write strobe as used in the Write Timing Table is defined as the period when both chip select and write inputs are low, ie.,  $\overline{WS}_i = \overline{CS} + \overline{WR}$ . Hence write strobe commences when both signals are low, and terminates when the first signal returns high.


Note 7: Read strobe as used in the Read Timing Table is defined as the period when both chip select and read inputs are low, ie.,  $\overline{\text{RS}} = \overline{\text{CS}} + \overline{\text{RD}}$ .

Note 8: Typical numbers are at  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}C$ .

well goT

2





\_

ing extended timekeeping up to units and tens of years. To enhance the device further, a number of other features have been added including: 12 or 24 hours counting, a testable data-changed flag giving easy error-free time reading and simplified interrupt control.

A buffered oscillator signal appears on the interrupt output when the device is in test mode. This allows for easy oscillator setting when the device is initially powered up in a system.

The counters are arranged as 4-bit words and can be randomly accessed for time reading and setting. The counters output in BCD (binary coded decimal) 4-bit numbers. Any register which has less than 4 bits (e.g., days of week uses only 3 bits) will return a logic 0 on any unused bits. When written to, the unused inputs will be ignored.

Writing a logic 1 to the clock start/stop control bit resets the internal oscillator divider chain and the tenths of seconds counter. Writing a logic 0 will start the clock timing from the nearest second. The time then updates every 100 ms with all counters changing synchronously. Time changing during a read is detected by testing the data-changed bit of the control register after completing a string of clock register reads.

Interrupt delay times of 0.1s, 0.5s, 1s, 5s, 10s, 30s or 60s can be selected with single or repeated interrupt outputs. The open drain output is pulled low whenever the interrupt timer times out and is cleared by reading the control register.

of the chip. The 16-pin package outline is shown in Figure 2.

#### **Crystal Oscillator**


This consists of a CMOS inverter/amplifier with an on-chip bias resistor. Externally a 20 pF capacitor, a 6 pF-36 pF trimmer capacitor and a crystal are suggested to complete the 32.768 kHz timekeeping oscillator circuit.

The 6 pF-36 pF trimmer fine tunes the crystal load impedance, optimizing the oscillator stability. When properly adjusted (i.e., to the crystal frequency of 32.768 kHz), the circuit will display a frequency variation with voltage of less than 3 ppm/V. When an external oscillator is used, connect to oscillator input and float (no connection) the oscillator output.

When the chip is enabled into test mode, the oscillator is gated onto the interrupt output pin giving a buffered oscillator output that can be used to set the crystal frequency when the device is installed in a system. For further information see the section on Test Mode.

#### **Divider Chain**

The crystal oscillator is divided down in three stages to produce a 10 Hz frequency setting pulse. The first stage is a non-integer divider which reduces the 32.768 kHz input to 30.720 kHz. This is further divided by a 9-stage binary ripple counter giving an output frequency of 60 Hz. A 3-stage Johnson counter divides this by six, generating a 10 Hz output. The 10 Hz clock is gated with the 32.768 kHz crystal frequency to provide clock setting pulses of 15.26  $\mu$ s duration. The setting pulse drives all the time registers on the



device which are synchronously clocked by this signal. All time data and data-changed flag change on the falling edge of the clock setting pulse.

## **Data-Changed Flag**

The data-changed flag is set by the clock setting pulse to indicate that the time data has been altered since the clock was last read. This flag occupies bit 3 of the control register where it can be tested by the processor to sense datachanged. It will be reset by a read of the control register. See the section, "Methods of Device Operation", for suggested clock reading techniques using this flag.

# Seconds Counters

There are three counters for seconds:

- a) tenths of seconds
- b) units of seconds in seel only beldene at girls ent nertW
- c) tens of seconds. Ivig nig tugluo tamethi erit olno betso

The registers are accessed at the addresses shown in Table I. The tenths of seconds register is reset to 0 when the clock start/stop bit (bit 2 of the control register) is set to logic 1. The units and tens of seconds are set up by the processor, giving time setting to the nearest second. All three registers can be read by the processor for time output.

## Minutes Counters and accuber double tobleto repetition

There are two minutes counters: counter giving an output frequency of

- a) units of minutes may all a define a divide remuco mendol
- b) tens of minutes. and drive betan at Mooto sH Ot and dug

Both registers may be read to or written from as required.

#### **Hours Counters**

There are two hours counters:

- a) units of hours
- b) tens of hours.

Both counters may be accessed for read or write operations as desired. A4T183MM and as two-niq amas and sand No

In 12-hour mode, the tens of hours register has only one active bit and the top three bits are set to logic 0. Data bit 1 of the clock setting register is the AM/PM indicator; logic 0 indicating AM, logic 1 for PM.

When 24-hour mode is programmed, the tens of hours register reads out two bits of data and the two most significant bits are set to logic 0. There is no AM/PM indication and bit 1 of the clock setting register will read out a logic 0.

In both 12/24-hour modes, the units of hours will read out four active data bits. 12 or 24-hour mode is selected by bit 0 of the clock setting register, logic 0 for 12-hour mode, logic 1 for the 24-hour mode. register which has less than 4 bits (e.g.,

## Days Counters no was no 0 pipol a muter lliw (atid & vino

There are two days counters: alugni begunu ent of nethow

- a) units of days not got start stop contays a logic to the days not got a partial.
- b) tens of days. I say be made about rotaliceo (smain)

The days counters will count up to 28, 29, 30 or 31 depending on the state of the months counters and the leap year counter. The microprocessor has full read/write access to these registers.

#### **Months Counters**

There are two months counters: 0 to asmit valid formers

- a) units of months also all to elignizative behavior of neo
- b) tens of months.

Both these counters have full read/write access.

#### **Years Counters**

There are two years counters:

- a) units of years
- b) tens of years.

Both these counters have full read/write access. The years will count up to 99 and roll over to 00.

TABLE I. Address Decoding of Real-Time Clock Internal Registers

Register Selected			Address	(Binary)	00	(Hex)	Access
		AD3	AD2	AD1	AD0	(Hex)	S10
0	Control Register	0	0	0	0	0	Split Read and Write
1	Tenths of Seconds	0	12 O 3	0	1	1	Read Only
2	Units Seconds	0	100000	SSUS 1	0	2	R/W para
3	Tens Seconds	0	0	1	1	3	R/W
4	Units Minutes	0	1	0	0 10	4	R/W
5	Tens Minutes	0	1	0	1 1	5	R/W
6	Unit Hours	0	1	1	0	6	R/W
7	Tens Hours	0	1	1	Sec. 4	7	R/W
8	Units Days	1	0	0	0	8	R/W
9	Tens Days	1	0	0	1	9	R/W
10	Units Months	1	0	1	0	A	R/W
11	Tens Months	1	0	1	1	В	R/W
12	Units Years	1	1	0	0	C	R/W
13	Tens Years	1	1	0	1	D	R/W DOA
14	Day of Week	1	1	1	0	E	R/W
15	Clock Setting/ Interrupt Registers	1	1	-1	1	F	R/W

## Day of Week Counter

The day of week counter increments as the time rolls from 23:59 to 00:00 (11:59 PM to 12:00 AM in 12-hour mode). It counts from 1 to 7 and rolls back to 1. Any day of the week may be specified as day 1.

#### Clock Setting Register/Interrupt Register

The interrupt select bit in the control register determines which of these two registers is accessible to the processor at address 15. Normal clock and interrupt timing operations will always continue regardless of which register is selected onto the bus. The layout of these registers is shown in Table II.

The clock setting register is comprised of three separate functions:

- a) leap year counter: bits 2 and 3 cm (gumetri betseder al
- b) AM/PM indicators bit 1 and yd noitheyrethii on difw thuos
- c) 12-hour mode set: bit 0 (see Table IIA).

The leap year counter is a 2-stage binary counter which is clocked by the months counter. It changes state as the time rolls over from 11:59 on December 31 to 00:00 on January 1.

The counter should be loaded with the 'number of years since last leap year' e.g., if 1980 was the last leap year, a clock programmed in 1983 should have 3 stored in the leap year counter. If the clock is programmed during a leap year, then the leap year counter should be set to 0. The contents of the leap year counter can be read by the µP.

Since the MMS8274C keeps real time, the time data

The AM/PM indicator returns a logic 0 for AM and a logic 1 for PM. It is clocked when the hours counter rolls from 11:59 to 12:00 in 12-hour mode. In 24-hour mode this bit is set to logic 0.

Functional Description (Continued)

The 12/24-hour mode set determines whether the hours counter counts from 1 to 12 or from 0 to 23. It also controls the AM/PM indicator, enabling it for 12-hour mode and forcing it to logic 0 for the 24-hour mode. The 12/24-hour mode bit is set to logic 0 for 12-hour mode and it is set to logic 1 for 24-hour mode.

IMPORTANT NOTE: Hours mode and AM/PM bits cannot be set in the same write operation. See the section on Initialization (Methods of Device Operation) for a suggested setting routine.

All bits in the clock setting register may be read by the processor

The interrupt register controls the operation of the timer for interrupt output. The processor programs this register for single or repeated interrupts at the selected time intervals.

The lower three bits of this register set the time delay period that will occur between interrupts. The time delays that can be programmed and the data words that select these are outlined in Table IIB.

Data bit 3 of the interrupt register sets for either single or repeated interrupts; logic 0 gives single mode, logic 1 sets for repeated mode.

Using the interrupt is described in the Device Operation section.

A logic 1 written into the test bit puts the device into test

## TABLE IIA. Clock Setting Register Layout

vd for being function.	Data Bits Used			Comments	Access		
ocated in bit 3 of the control register.	DB3	DB2 DB1		DB0	ation the test bit is loaded with		
Leap Year Counter	X	X	lock.	ing of the b	0 Indicates a Leap Year	R/W	
AM/PM Indicator (12-Hour Mode)	mot the time	whether or	X	ck renicters	0 = AM 1 = PM	R/W	
	en loutnop er	a read of the		Ismeixe n	0 in 24-Hour Mode		
12/24-Hour Select Bit Was as a	egister read	No other		X	0 = 12-Hour Mode	R/W	
	ed flag.	data-chang		nnimit slac	1 = 24-Hour Mode		

#### TABLE IIB. Interrupt Control Register

Function	Comments	Control Word					
e interrupting device	determine if the MMSb274C was the	DB3	DB2	DB1 of	bog DB0		
No Interrupt	Interrupt output cleared, start/stop bit set to 1.	X	0	o beloc	0		
0.1 Second	ol Register Layout	0/1	0	0	1		
0.5 Second		\$80/1	0 880	1 (0	cc Oss (add)		
1 Seconds	DB3 = 0 for single interrupt	0/1	par 0 begans	O-ataQ 1	mon Lead		
10 Seconds	DB3 = 1 for repeated interrupt	Clotho and S	Test	0	:oT <sub>f</sub> athly		
30 Seconds	n 0 = Clock Seitling Register	19 XXX 0/1	Normal	0 1	0		
60 Seconds	1 = Interrupt Register	0/1	show ise	= 1 1	1		

Timing Accuracy: single interrupt mode (all time delays):  $\pm 1$  ms Repeated Mode:  $\pm 1$  ms on initial timeout, thereafter synchronous with first interrupt (i.e., timing errors do not accumulate).

#### **Control Register**

There are three registers which control different operations of the clock:

- a) the clock setting register
- b) the interrupt register
- c) the control register.

The clock setting and interrupt registers both reside at address 15, access to one or the other being controlled by the interrupt select bit; data bit 1 of the control register.

The clock setting register programs the timekeeping of the clock. The 12/24-hour mode select and the AM/PM indicator for 12-hour mode occupy bits 0 and 1, respectively. Data bits 2 and 3 set the leap year counter.

The interrupt register controls the operation of the interrupt timer, selecting the required delay period and either single or repeated interrupt.

The control register is responsible for controlling the operations of the clock and supplying status information to the processor. It appears as two different registers; one with write only access and one with read only access.

The write only register consists of a bank of four latches which control the internal processes of the clock.

The read only register contains two output data latches which will supply status information for the processor. Table III shows the mapping of the various control latches and status flags in the control register. The control register is located at address 0.

The write only portion of the control register contains four latches:

A logic 1 written into the test bit puts the device into test mode. This allows setting of the oscillator frequency as well as rapid testing of the device registers, if required. A more complete description is given in the Test Mode section. For normal operation the test bit is loaded with logic 0.

The clock start/stop bit stops the timekeeping of the clock and resets to 0 the tenths of seconds counter. The time of day may then be written into the various clock registers and the clock restarted synchronously with an external time source. Timekeeping is maintained thereafter.

A logic 1 written to the start/stop bit halts clock timing. Timing is restarted when the start/stop bit is written with a logic 0.

The interrupt select bit determines which of the two registers mapped onto address 15 will be accessed when this address is selected.

A logic 0 in the interrupt select bit makes the clock setting register available to the processor. A logic 1 selects the interrupt register.

The interrupt start/stop bit controls the running of the interrupt timer. It is programmed in the same way as the clock start/stop bit; logic 1 to halt the interrupt and reset the timer, logic 0 to start interrupt timing.

When no interrupt is programmed (interrupt control register set to 0), the interrupt start/stop bit is automatically set to a logic 1. When any new interrupt is subsequently programmed, timing will not commence until the start/stop bit is loaded with 0.

In the single interrupt mode, interrupt timing stops when a timeout occurs. The processor restarts timing by writing logic 0 into the start/stop bit.

In repeated interrupt mode the interrupt timer continues to count with no intervention by the processor necessary.

Interrupt timing may be stopped in either mode by writing a logic 1 into the interrupt start/stop bit. The timer is reset and can be restarted in the normal way, giving a full time delay period before the next interrupt.

In general, the control register is set up such that writing 0's into it will start anything that is stopped, pull the clock out of test mode and select the clock setting register onto the bus. In other words, writing 0 will maintain normal clock operation and restart interrupt timing, etc.

The read only portion of the control register has two status outputs:

Since the MM58274C keeps real time, the time data changes asynchronously with the processor and this may occur while the processor is reading time data out of the clock

Some method of warning the processor when the time data has changed must thus be included. This is provided for by the data-changed flag located in bit 3 of the control register. This flag is set by the clock setting pulse which also clocks the time registers. Testing this bit can tell the processor whether or not the time has changed. The flag is cleared by a read of the control register but not by any write operations. No other register read has any effect on the state of the data-changed flag.

Data bit 0 is the interrupt flag. This flag is set whenever the interrupt timer times out, pulling the interrupt output low. In a polled interrupt routine the processor can test this flag to determine if the MM58274C was the interrupting device. This interrupt flag and the interrupt output are both cleared by a read of the control register.

**TABLE III. The Control Register Layout** 

Access (addr0)	DB3	DB2	DB1	B DB0 8 8.0
Read From:	Data-Changed Flag	1100	DB3 = 0 for <b>0</b> ngle interrupt	Interrupt Flag
Write To:	Test 0 = Normal 1 = Test Mode	Clock Start/Stop 0 = Clock Run 1 = Clock Stop	Interrupt Select  0 = Clock Setting Register  1 = Interrupt Register	Interrupt Start/Stop 0 = Interrupt Run 1 = Interrupt Stop

Both of the flags and the interrupt output are reset by the trailing edge of the read strobe. The flag information is held latched during a control register read, guaranteeing that stable status information will always be read out by the processor.

Interrupt timeout is detected and stored internally if it occurs during a read of the control register, the interrupt output will then go low only after the read has been completed.

A clock setting pulse occurring during a control register read will *not* affect the data-changed flag since time data read out before or after the control read will not be affected by the time change.

#### METHODS OF DEVICE OPERATION

#### **Test Mode**

National Semiconductor uses test mode for functionally testing the MM58274C after fabrication and again after packaging. Test mode can also be used to set up the oscillator frequency when the part is first commissioned.

Figure 4 shows the internal clock connections when the device is written into test mode. The 32.768 kHz oscillator is gated onto the interrupt output to provide a buffered output for initial frequency setting. This signal is driven from a TRI-STATE output buffer, enabling easy oscillator setting in systems where interrupt is not normally used and there is no external resistor on the pin.

If an interrupt is programmed, the 32.768 kHz output is switched off to allow high speed testing of the interrupt timer. The interrupt output will then function as normal.


The clock start/stop bit can be used to control the fast clocking of the time registers as shown in Figure 4.

#### Initialization

When it is first installed and power is applied, the device will need to be properly initialized. The following operation steps are recommended when the device is set up (all numbers are decimal):

- 1) Disable interrupt on the processor to allow oscillator setting. Write 15<sub>10</sub> into the control register: *The clock and interrupt start/stop bits are set to 1, ensuring that the clock and interrupt timers are both halted. Test mode and the interrupt register are selected.*
- 2) Write 0 to the interrupt register: Ensure that there are no interrupts programmed and that the oscillator will be gated onto the interrupt output.
- 3) Set oscillator frequency: All timing has been halted and the oscillator is buffered out onto the interrupt line.
- 4) Write 5 to the control register: The clock is now out of test mode but is still halted. The clock setting register is now selected by the interrupt select bit.
- 5) Write 0001 to all registers. This ensures starting with a valid BCD value in each register.
- 6) Set 12/24 Hours Mode: Write to the clock setting register to select the hours counting mode required.
- 7) Load Real-Time Registers: All time registers (including Leap Years and AM/PM bit) may now be loaded in any order. Note that when writing to the clock setting register to set up Leap Years and AM/PM, the Hours Mode bit must not be altered from the value programmed in step 5.
- 8) Write 0 to the control register: This operation finishes the clock initialization by starting the time. The final control register write should be synchronized with an external time source.

In general, timekeeping should be halted before the time data is altered in the clock. The data can, however, be altered at any time if so desired. Such may be the case if the user wishes to keep the clock corrected without having to stop and restart it; i.e., winter/summer time changing can be accomplished without halting the clock. This can be done in software by sensing the state of the data-changed flag and only altering time data just after the time has rolled over (data-changed flag set).



2

## **Reading the Time Registers**

Using the data-changed flag technique supports microprocessors with block move facilities, as all the necessary time data may be read sequentially and then tested for validity as shown below.

- 1) Read the control register, address 0: This is a dummy read to reset the data-changed flag (DCF) prior to reading the time registers.
- 2) Read time registers: All desired time registers are read out in a block.
- 3) Read the control register and test DCF: If DCF is cleared (logic 0), then no clock setting pulses have after occurred since step 1. All time data is guaranteed good and time reading is complete.

If DCF is set (logic 1), then a time change has occurred since step 1 and time data may not be consistent. Repeat steps 2 and 3 until DCF is clear. The control read of step 3 will have reset DCF, automatically repeating the step 1 action.

## Interrupt Programming Manual bas 2000 000 1 00 100

The interrupt timer generates interrupts at time intervals which are programmed into the interrupt register. A single interrupt after delay or repeated interrupts may be programmed. Table IIB lists the different time delays and the data words that select them in the interrupt register.

Once the interrupt register has been used to set up the delay time and to select for single or repeat, it takes no further part in the workings of the interrupt system. All activity by the processor then takes place in the control register. Initializing:

- 1) Write 3 to the control register (AD0): Clock timing continues, interrupt register selected and interrupt timing stopped.
- 2) Write interrupt control word to address 15: The interrupt register is loaded with the correct word (chosen from Table IIB) for the time delay required and for single or repeated interrupts.
- 3) Write 0 or 2 to the control register: Interrupt timing commences. Writing 0 selects the clock setting register onto the data bus; writing 2 leaves the interrupt register selected. Normal timekeeping remains unaffected.

#### On Interrupt:

Read the control register and test for Interrupt Flag (bit 0). If the flag is cleared (logic 0), then the device is not the source of the interrupt.

If the flag is set (logic 1), then the clock did generate an interrupt. The flag is reset and the interrupt output is cleared by the control register read that was used to test for interrupt.

Single Interrupt Mode:

When appropriate, write 0 or 2 to the control register to restart the interrupt timer.

## Repeated Interrupt Mode: bas belooked at the smill to

Timing continues, synchronized with the control register write which originally started interrupt timing. No further intervention is necessary from the processor to maintain timing.

In either mode interrupt timing can be stopped by writing 1 into the control register (interrupt start/stop set to 1). Timing for the full delay period recommences when the interrupt start/stop bit is again loaded with 0 as normal.

IMPORTANT NOTE: Using the interrupt timer places a constraint on the maximum Read Strobe width which may be applied to the clock. Normally all registers may be read from with a t<sub>RW</sub> down to DC (i.e., OS and RD held continuously low). When the interrupt timer is active however, the maximum read strobe width that can be applied to the control register (Addr 0) is 30 ms.

This restriction is to allow the interrupt timer to properly reset when it times out. Note that it only affects reading of the control register—all other addresses in the clock may be accessed with DC read strobes, regardless of the state of the interrupt timer. Writes to any address are unaffected.

#### NOTES ON AC TIMING REQUIREMENTS

Although the Switching Time Waveforms show Microbus control signals used for clock access, this does not preclude the use of the MM58274C in other non-Microbus systems. Figure 5 is a simplified logic diagram showing how the control signals are gated internally to control access to the clock registers. From this diagram it is clear that  $\overline{\text{CS}}$  could be used to generate the internal data transfer strobes, with  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  inputs set up first. This situation is illustrated in Figure 6.

The internal data busses of the MM58274C are fully CMOS, contributing to the flexibility of the control inputs. When determining the suitability of any given control signal pattern for the MM58274C the timing specifications in AC Switching Characteristics should be examined. As long as these timings are met (or exceeded) the MM58274C will function correctly.

When the MM58274C is connected to the system via a peripheral port, the freedom from timing constraints allows for very simple control signal generation, as in Figure 7. For reading (Figure 7a), Address,  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  may be activated simultaneously and the data will be available at the port after  $t_{\text{AD}}$ -max (650 ns). For writing (Figure 7b), the address and data may be applied simultaneously; 70 ns later  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  may be strobed together.

TL/F/11219-8

Functional Description (Continued)

## Functional Description (Continued)




FIGURE 5. MM58274C Microprocessor Interface Diagram





FIGURE 6. Valid MM58274C Control Signals Using Chip Select Generated Access Strobes





3) Read control register AD0 until data-changed flag is set.4) Write 0 or 2 to control register. Interrupt timing commences.

In systems such as point of sale terminals and data loggers, time reading is usually only required on a random demand basis. Using the data-changed flag as outlined in the section on methods of operation is ideal for this type of system. Some systems, however, need to sense a change in real time; e.g., industrial timers/process controllers, TV/VCR clocks, any system where real time is displayed.

The interrupt timer on the MM58274C can generate interrupts synchronously with the time registers changing, using software to provide the initial synchronization.

In single interrupt mode the processor is responsible for initiating each timing cycle and the timed period is accurate to  $\pm 1$  ms.

In repeated interrupt mode the period from the initial processor start to the first timeout is also only accurate to  $\pm 1$  ms. The following interrupts maintain accurate delay periods relative to the first timeout. Thus, to utilize interrupt to control time reading, we will use repeated interrupt mode.

In repeated mode the time period between interrupts is exact, which means that timeouts will always occur at the same point relative to the internal clock setting pulses. The case for 0.1s interrupts is shown in Figure A-1. The same is true for other delay periods, only there will be more clock setting pulses between each interrupt timeout. If we set up the interrupt timer so that interrupt always times out just after the clock setting pulse occurs (Figure A-2), then there is no need to test the data-changed flag as we know that the time data has just changed and will not alter again for another 100 ms.

This can be achieved as outlined below:

1) Follow steps 1 and 2 of the section on interrupt programming. In step 2 set up for repeated interrupt.


#### **Time Reading with Very Slow Read Cycles**

If a system takes longer than 100 ms to complete reading of all the necessary time registers (e.g., when CMOS processors are used) or where high level interpreted language routines are used, then the data-changed flag will always be set when tested and is of no value. In this case, the time registers themselves must be tested to ensure data accuracy.

The technique below will detect both time changing between read strobes (i.e., between reading tens of minutes and units of hours) and also time changing during read, which can produce invalid data.

- 1) Read and store the value of the *lowest* order time register required.
- Read out all the time registers required. The registers may be read out in any order, simplifying software requirements.
- 3) Read the lowest order register and compare it with the value stored previously in step 1. If it is still the same, then all time data is good. If it has changed, then store the new value and go back to step 2.

In general, the rule is that the first and last reads *must* both be of the lowest order time register. These two values can then be compared to ensure that no change has occurred. This technique works because for any higher order time register to change, all the lower order registers must also change. If the lowest order register does not change, then no higher order register has changed either.



2

0



## In systems such as point of sale terminals and data loggers, MM58174A reading is usually only required on a random demand Microprocessor-Compatible Real-Time Clock of a rolling to a southern

## **General Description**

The MM58174A is a low-threshold metal-gate CMOS circuit that functions as a real-time clock and calendar in bus-oriented microprocessor systems. The device includes an interrupt timer which may be programmed to one of three times. Timekeeping is maintained down to 2.2V to allow low power standby battery operation. The timebase is generated from a 32768 Hz crystal-controlled oscillator.

# Features about sevent and to sules ent and a bos

- Microprocessor compatible
- Tenths of seconds, seconds, tens of seconds, minutes, tens of minutes, day of week, days, tens of days, months, tens of months, independent registers
- Automatic leap year calculation
- Internal pull-ups to safeguard data
- Protection for read during data changing
- Independent interrupt system with open drain output

- TTL compatible | TTL
- Low power standby operation (2.2V, 10 µA)
- Low cost internally biased oscillator
- Low cost 16-pin dual-in-line package
- Available for commercial and military temperature g each timing cycle and the timed period is accurate

Functional Description (Continued)

following interrupts maintain accurate de

true for other delay periods, only there will be more clock

setting pulses between each interrupt timebut. If we set up

APPLICATION HINTS Time Reading Using Interrupt

## **Applications**

- Point-of-sale terminals
- Word processors
- ative to the first timeout. Thus, to utilize intermediately all III
- Event recorders in ignition betagger eau liliw ew gnibser emit
- Microprocessor-controlled instrumentation
- Microprocessor time clock
- TV/VCR reprogramming of smeth edit of evilsies miog s nas
- Intelligent telephone many an awork at atquired in a 1.0 not gase

**Block Diagram** is no need to test the date-changed flag as we know that the time data has just changed and will DATA BUS Trister does not cha nange, If the lowest order BUFFER ADDRESS DECODE WRITE 32.768 kHz TIMER OSCILLATOR DIVIDERS READ MULTIPLEXER READ/WRITE MULTIPLEXER 1 SEC 10 10 HRS 10 10 DAY OF 1 DAY DAYS

TL/F/6681-1

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at All Inputs and Outputs  $V_{DD} + 0.3$  to  $V_{SS} - 0.3$ 

Operating Temperature a MM58174AN

-40°C to +85°C

# Storage Temperature 8-65°C to +150°C V<sub>DD</sub>-V<sub>SS</sub> 6.5V Lead Temperature (Soldering, 10 seconds) 300°C

on the data I/O bus so that each word can be accessed

Electrical Characteristics T<sub>A</sub> = -40°C to +85°C, V<sub>SS</sub> = 0V

Symbol	Parameter a 180	Conditions	Min	Тур	Max	Units
V <sub>DD</sub>	Supply Voltage V - 080	Standby Mode (no READ or WRITE Instructions) Operational Mode		eset lato s, and ten ster is up vied from		syonds condition V data
TL/F/8681_2	Supply Current Wall and College	V <sub>DD</sub> = 2.2V (Standby) V <sub>DD</sub> = 5V (Operating)	to edge '1' lervals of a coded	gal b.c.d. ned for in nd max b	10 1	μA mA
a further t of every f seconds	Logic "1"	output is pulled to Vss V5 = QQV ng the interrupt register nation. The pore read or read or series or series.	nd read ted inton	nes out	e timer til the inler	tt nerly
	Input Capacitance Input Current Levels	package is used. SECOL	n Figure 3-pin DIL	chip. A 1	10 20	MOPF
	Current to V <sub>SS</sub> for Signals:  AD0-AD3, DB0-DB3, RD hoose to	npillier with on-chip biss a) tenti oF-36 pF trimmer is all b) units		CMOS in citors. A		finis con esistor
tely multi- e i shows counters	Internal Resistor to V <sub>DD</sub> for Signals:  WR  CS	flator is blocked by the the add				and gro
dind to the	Output Logic Levels for Signals: DB0-DB3 Logic "1" Logic "0" INTERRUPT (Open Drain) Logic "0" Off Leakage	$I_{OH} = -0.1 \text{ mA}$ $I_{OL} = 1.6 \text{ mA}$ For $I_{DS} = 1.6 \text{ mA}$	2.4	3,720 kiz. 512)	own to 3	IS/18 d

There are two Hours countars which will count in a 24-hour mode:
a) units of hours

HOURS COUNTERS

Both counters have identical parallel load and resd plax features to the Minutes counters.

There is a 7-state counter which increments every 24 hours it will have identical parallel load and read multiplex capabilities to the Minutes and Hours counters. The counter counter counter is to the first 1-7.

STREMENDIAL FIGURE STAGE.

Both 10 Hz and 32,768 Hz clocks are fed into this section. It is used to generate a pulse of 15.25 µs width on the rising edge of each 10 Hz pulse.

This pulse is used to increment all the seconds, minutes,

hours, days, months, and year counter and also to set the data changed F/F.

DATA CHANGED F/F.

This is set by the rising edge of each 10 Hz pulse to indicate.

tion. It is reset by any clock read command.

The filip flop sets all data bus bits to a "1" during RD time indicating that a register has been updated. This transient condition may occur at the end of the Read Data strobe. Hence, invalid data may still be read from the clock, if the

2

## **Functional Description**

The MM58174 is a microprocessor bus-oriented real-time clock. The circuit includes addressable real-time counters for tenths of seconds through months and a write only register for leap year calculation. The counters are arranged as bytes of four bits each. When addressed a byte will appear on the data I/O bus so that each word can be accessed independently. If any byte does not contain four bits (e.g., days of the week uses only 3 bits), the unused bits will be unrecognized during a write operation and tied to V<sub>SS</sub> during a read operation.

The addressable reset latch causes the pre-scaler, tenths of seconds, seconds, and tens of seconds to be held in a reset condition. If a register is updated during a read operation the I/O data is prevented from updating and a subsequent read will return the illegal b.c.d. code '1111'. The interrupt timer may be programmed for intervals of 0.5 second, 5 seconds, or 60 seconds and may be coded as a single or repeated operation. The open drain interrupt output is pulled to V<sub>SS</sub> when the timer times out and reading the interrupt register provides the internal selected information.

## **Circuit Description**

The block diagram shown in *Figure 1* shows the structure of the CMOS clock chip. A 16-pin DIL package is used.

#### CRYSTAL OSCILLATOR

This consists of a CMOS inverter/amplifier with on-chip bias resistor and capacitors. A single 6 pF-36 pF trimmer is all that is required to fine tune the crystal (see *Figure 2*). However, for improved stability, some crystals may require a capacitor of typical value 20 pF to be added between pin 14 and ground. The output of the oscillator is blocked by the start/stop F/F.

#### **NON-INTEGER DIVIDER**

This counter divides the incoming 32,768 Hz frequency by 15/16 down to 30,720 Hz.

#### **FIXED DIVIDER (512)**

This is a standard 9-stage binary ripple counter. Output frequency is 60 Hz. This counter is reset to zero by start/stop F/F.

#### **FIXED DIVIDER (6)**

This is a 3-stage Johnson counter with a 10 Hz output signal. This counter is reset to zero state by the start/stop F/F.

#### SYNCHRONIZATION STAGE

Both 10 Hz and 32,768 Hz clocks are fed into this section. It is used to generate a pulse of 15.25  $\mu s$  width on the rising edge of each 10 Hz pulse.

This pulse is used to increment all the seconds, minutes, hours, days, months, and year counter and also to set the data changed F/F.


#### DATA CHANGED F/F

This is set by the rising edge of each 10 Hz pulse to indicate that the clock value has changed since the last read operation. It is reset by any clock read command.

The flip flop sets all data bus bits to a "1" during RD time indicating that a register has been updated. This transient condition may occur at the end of the Read Data strobe. Hence, invalid data may still be read from the clock, if the strobe width was less than 3  $\mu$ s.

## Connection Diagram

## Dual-In-Line Package



TL/F/6681-2

Top View
Order Number MM58174AN
See NS Package Number N16A

The possibility may be overcome by implementing a further read of the tenths of seconds register at the end of every series of reads (starting with a read at the tenths of seconds register) and checking for unchanged data.

#### SECONDS COUNTERS

There are three counters for Seconds:

- a) tenths of seconds
- b) units of seconds
- c) tens of seconds IR 880-080 80A-00A

The outputs of all three counters can be separately multiplexed on to the command 4-bit output bus. Table I shows the address decoding for each counter. All three counters are reset to zero by the start/stop F/F.

## MINUTES COUNTERS

There are two Minutes counters:

- a) units of minutes
- b) tens of minutes

Both counters are parallel loaded with data from the 4-bit input bus when addressed by the microprocessor and a Write Data Strobe pulse given. Similarly, the output of both counters can be read separately onto the common 4-bit output bus (Table I).

## HOURS COUNTERS

There are two Hours counters which will count in a 24-hour mode:


- a) units of hours
- b) tens of hours

Both counters have identical parallel load and read multiplex features to the Minutes counters.

## SEVEN DAY COUNTER

There is a 7-state counter which increments every 24 hours. It will have identical parallel load and read multiplex capabilities to the Minutes and Hours counters. The counter counts cyclically from 1-7.

## Circuit Description (Continued)



-wollot enit the FIGURE 2. Crystal Oscillator w AAT 183MM

## DAYS COUNTER and to woll betraggue a at consupas gri

There are two Days counters:

- a) units of days
- b) tens of days

The Days counters will count up to 28, 29, 30, or 31 days depending on the state of the Months counters and the Years Status Register. Days counters have parallel load and read multiplex capabilities.

## MONTHS COUNTERS

There are two Months counters:

- a) units of months
- b) tens of months

The Months counters have parallel load and read multiplex capabilities.

#### YEARS STATUS REGISTER

The Years Status register is a shift register of 4 bits. It will be shifted every year on December 31st. The status register must be set in accordance with Table III. No readout capability is provided.

# CHIP SELECT (CS) Telem voneupe it a gnitoennos vitoento

An external chip select is provided. The chip enable is acting is to use a high impedance probe or a CMOS wol svit

#### COUNTER AND REGISTER SELECTION

Table I shows the coding on the address lines AD0-AD3 which select the registers in the circuit to be either parallel loaded or read on to the output bus.

There must be no extra activity on the RD line between




FIGURE 3. Test Mode Organization

## START/STOP (RESET) LATCH

A logic "1" on DB0 at chip address 14 (E) will start the clock running, a logic "0" will stop the clock. This function allows the loading of time data into the clock and its precise starting. The clock starts at 0.1 seconds.

#### TEST MODE

This mode is incorporated to facilitate production testing of the circuit. In this mode, the 32,768 Hz clock is fed forward as shown in Figure 3. For normal operation, the circuit must be set to the non-test mode as part of the system initialization. This is accomplished by writing a logic "0" to DB3 at

TABLE I. Address Decoding for Internal Registers

HE	Selected Counter		Addre	ss Bit	s ,no	correct operati
bns			AD2	AD1	AD0	Mode The Interrupt is
0	Test Only	0	0	0	0	Write Only
1	Tenths of Secs.	0	0	0	90,38	Read Only
2	Units of Secs.	0	0	1	0	Read Only
3	Tens of Secs.	0	0	199	MA 31	Read Only
4	Units of Mins.	0	is of all	0 9	10	Read or Write
5	Tens of Mins.	0	.rqefa	0	niqini	Read or Write
6	Units of Hours	0	10 tal	maini	90	Read or Write
7	Tens of Hours	0	1	100	quine.	Read or Write
8	Units of Days	unique	0	0	0	Read or Write
9	Tens of Days	1	0	0	1	Read or Write
10	Day of Week	1	0	nit <sub>1</sub> se	0	Read or Write
11	Units of Months	bas	0	dqun	etqi s	Read or Write
12	Tens of Months	1	ioda:	0	0	Read or Write
13	Years	o Alm	neighi i	0	It bes	Write Only
14	Stop/Start	1	1	100	0	Write Only
15	Interrupt	1	1	ener	BMA	Read or Write

### Circuit Description (Continued)

**TABLE IIa. Interrupt Selection Data** 

Mode: Address 15, Write Mode										
Function	DB3	DB2	DB1	DB0						
No Interrupt	Χ	0	0	0						
Int. at 60 Sec. Intervals*	0/1	1.,	0	0						
Int. at 5.0 Sec. Intervals*	0/1	0	1	0						
Int. at 0.5 Sec. Intervals*	0/1	0	0	1						

\*+ 16.6 ms

DB3 = 0, single interrupt

DB3 = 1, repeated interrupt

TABLE IIb. Interrupt Read Back (Status)

Mode: Address 15, Read Mode										
Interrupt Status	DB3	DB2	DB1	DB0						
Reset	X	0	0	0						
60 Sec. Signal	X	002 dz /2.	0	0						
5.0 Sec. Signal	X	0	1	0						
0.5 Sec. Signal	X	0	0	1						

X = don't care state

**TABLE III. Years Status Register** 

Mode: Address 13, Write Mode in "O" opport print										
ols egiperq all b	DB3	DB2	DB1	DB0						
Leap Year	1	0	0	0						
Leap Year-1	0	. 1	0	0						
Leap Year-2	0	0	disolii si	0						
Leap Year-3	0	0	0	1						

Note: Leap year counter rolls over on December 31 @ 23:59:59.

#### INTERRUPT SYSTEM

The interrupt output and its frequency of operation is enabled by writing to address 15 (see Table IIa). To ensure correct operation, the interrupt should be serviced within 16.6 ms.

The interrupt is initialized by writing "0" to address 15 and reading the interrupt, i.e., reading at address 15 three times. Initialization must be performed at power on and also if the interrupt is not serviced correctly within 16.6 ms.

#### SERVICING THE INTERRUPT

In a typical system the open drain interrupt output is wired to the processor interrupt system. Hence, when the interrupt timer times out, the interrupt output is pulled low and the processor is interrupted.

The processor may then reset the interrupt by utilizing the following procedure:


Read Address 15 three times.

This resets the interrupt output and restarts the interrupt timer when in the repeat mode.

It is recommended that the interrupt output is connected to a unique processor port.

#### CRYSTAL PARAMETERS

Figure 4 is an electrical representation of the crystal along with some typical values. The 32.768 kHz crystal is an NT CUT (tuning fork type) or XY BAR for use in a parallel resonant Pierce oscillator.



**FIGURE 4. Typical Crystal Parameters** 

#### DEVICE INITIALIZATION AND OSCILLATOR SETTING

When first installed or if the battery back-up has failed, the MM58174A will require to be properly initialized. The following sequence is a suggested flow of operations to achieve this.

	Action	Result
1)	Apply power.	Clears interrupt timer
2)	Write "0" to address 15.	chain. ayab to enel (d
3)	Read 3 times from address 15.	Clears interrupt output logic.
4)	Write "0" on DB3 to address 0.	Clears test mode.
5)	Write "0" on DB0 to address 14.	Stops clock running.
6)	Set up timekeeping registers.	Load real-time into device time registers, minutes to leap years.
7)	Write "1" on DB0 to address 14.	Starts timekeeping synchronized to an external time source.
8)	Program and start interrupts.	Commence interrupt timing, if so required.
-	COLL A TROP OF THE STATE OF	

#### OSCILLATOR SETTING

Directly connecting a frequency meter to the Crystal Out pin (14) will not allow correct frequency setting because of the extra capacitive loading of the meter. One possibility for setting is to use a high impedance probe or a CMOS buffer to keep the loading as low as possible (e.g., 100 x 2 pF probe). Alternatively, a buffered output of 16.384 kHz OSC/2 can be produced on DBO by applying the following procedure:

De	produced on DBO by applying	ing the following procedure.
	Action	Result bebso
1)	Write a "1" on DB3 to address 0.	Selects test mode.
2)	Write a "1" on DB0 to address 14.	Starts clock timing.
3)	Read at address 1 (tenths of secs).	"Data Changed" signal is read.
4)	Read at address 1 and HOLD the strobe LOW.	16.384 kHz appears on DB0.
	Adjust trimmer capacitor.	ity on the PD line between

There must be no extra activity on the  $\overline{\text{RD}}$  line between steps 3 and 4 or only the normal "Data Changed" signal will be observed on the data bus. Thus if the normal host processor system is being used to generate the chip waveforms, proper care must be taken.

### **Timing Waveforms**

#### READ MODE

Figure 6 gives detailed timing for the transfer of data from peripheral to microprocessor. See Table IV.

All times are measured from (or to) valid logic "0" level = 0.8V or valid logic "1" level = 2.0V.

### M of lengther most WRITE MODE

Figure 7 gives detailed timing for the transfer of data from microprocessor to peripheral. See Table V.





FIGURE 5. Typical Microprocessor Interface



**FIGURE 6. Read Cycle Waveforms** 




FIGURE 8. Typical Supply Current vs Supply Voltage during Power Down

### **Operating Conditions** MM58174AN $T_A = -40^{\circ}\text{C}$ to 85°C, $V_{DD} = 5V$

TABLE IV. Read Timing: Data from Peripheral to Microprocessor

Timing Waveforms

READ MODE

Symbol	V eldsT eas lovering of messporogonim	MM58	174AN VI 94	T. See Tal	Units	Comments
	Parameter	Minevel	"0" Max bill	V (01 10)		All times are me
t <sub>ACS0</sub>	Address Bus Valid to Chip Select ON ( $\overline{\text{CS}} = 0$ )	0		.V0.S =	ns	J.8V or valid log
tcsr	Chip Select ON to Read Strobe	0		-	ns	
t <sub>RD</sub>	Read Cycle Access Time from Read Strobe to Data Bus Valid	-	900	450	ns	C <sub>L</sub> = 100 pF
t <sub>RH</sub>	Data Hold Time from Trailing Edge of Read Strobe	0	330	ā R	ns	
t <sub>RA</sub>	Address Bus Hold Time from Trailing Edge of Read Strobe	70 AAKTE	SMN S MNS	500	ns	
t <sub>ACS1</sub>	Address Change to Chip Select OFF	0	3 Same	40	ns	
t <sub>AD</sub>	Address Bus Valid to Data Valid	01	1850	850	ns	C <sub>L</sub> = 100 pF
<sup>t</sup> HZ	Time from Trailing Edge of Read Strobe until Interface Device Bus Drivers are in TRI-STATE® Mode	0	330	0.5	ns	
t <sub>RW</sub>	Read Strobe Width	TEX - 0.48 0 20 000-000	14	10	μs	
t <sub>AR</sub>	Address Bus Valid to Read Strobe	500		- 00	ns	

Note 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000. Note 2: If address and read occur simultaneously then they must exist for  $t_{AR} + t_{AD}$ .

TABLE V. Write Timing: Data from Microprocessor to Peripheral

Cumbal	V Paradiana	MM58	174AN		1134	
Symbol	DA-SA Parameter DA-SA	Min	Max	Тур да	Units	Comments
t <sub>ACS0</sub>	Address Bus Valid to Chip Select ON (CS = 0)	0			ns	
tcsw	Chip Select ON to Write Strobe	0		450	ns	25
t <sub>AW</sub>	Address Bus Valid to Write Strobe	725	- tgl -	gent 1	ns	أيدو
t <sub>WW</sub>	Write Strobe Width	670	-	1	ns	MARKET TO THE PARTY OF THE PART
t <sub>DW</sub>	Data Bus Valid before Write Strobe	70			ns	92
t <sub>WA</sub>	Address Bus Hold Time following Write Strobe	165	1197	1 20	ns	
t <sub>WD</sub>	Data Bus Hold Time following Write Strobe	185	VALID	ATAU	ns	00-50
t <sub>ACS1</sub>	Address Change to Chip Select OFF (CS = 1)	0		- 0	ns	

Note 3: If address and write occur simultaneously, then they must exist for tAW and tWW-2004-17




FIGURE 8. Typical Supply Current vs Supply Voltage during Power Down



# MM58167B Microprocessor Real Time Clock

### **General Description**

The MM58167B is a low threshold metal gate CMOS circuit that functions as a real time clock in bus oriented microprocessor systems. The device includes an addressable real time counter, 56 bits of RAM, and two interrupt outputs. A POWER DOWN input allows the chip to be disabled from the rest of the system for standby low power operation. The time base is a 32.768 Hz crystal oscillator.

### **Features**

- Microprocessor compatible (8-bit data bus)
- Milliseconds through month counters


56 bits of RAM with comparator to compare the real time counter to the RAM data

If Military/Aerospace opecified devices are required, please contact the National Seniconductor Sales Office/Distributors for availability and specifications.

- 2 INTERRUPT OUTPUTS with 8 possible interrupt signals
- POWER DOWN input that disables all inputs and outputs except for one of the interrupts
- Status bit to indicate rollover during a read
- 32.768 Hz crystal oscillator
- Four-year calendar (no leap year)
- 24-hour clock


### **Connection Diagrams**





**Top View** 

Order Number MM58167BN See NS Package Number N24A PCC Package



TL/F/6148-2

Ing. Dynamic

**Top View** 

Order Number MM58167BV See NS Package Number V28A

### **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

12 13 14 15 16 17 18

Yop View Order Number MM591678V See NS Package Number V28A

Voltage at All Pins **Operating Temperature**   $V_{SS} - 0.3V$  to  $V_{DD} + 0.3V$ 0°C to 70°C Storage Temperature -65°C to +150°C

Vo. A A Semiconductor

 $V_{DD} - V_{SS}$ 

Lead Temperature (Soldering, 10 sec.)

300°C

ESD rating is to be determined.

## Electrical Characteristics V<sub>SS</sub> = 0V, 0°C ≤ T<sub>A</sub> ≤ 70°C

comparation Parameter of the rea	dhw MAR to Conditions	Min	Max	Units
Supply Voltage VDD VDD	Outputs Enabled	sp latem blorizentt sho aud 4.5 oolo em s na 2.2 all soit	tion 5.5 another de de	Vinst fund Vissor sy
	disabled from puls except for one of	HAM, and eve into lows the to be to	DOWN input a	POWER
I <sub>DD</sub> , Dynamic	Outputs TRI-STATE $f_{IN} = 32.768 \text{ kHz}, V_{DD} = 5.5V$ $V_{IH} = 2.0V, V_{IL} = 0.8V$	atible (8-bit data bu nonth counters	conds grough	
Input Voltage		agrams	ection Di	Cont
Logical Low Logical high		0.0 2.0	0.8 V <sub>DD</sub>	V
Input Leakage Current	$V_{SS} \le V_{IN} \le V_{DD}$	10 Pachage	Li-ni-laud	μА
Output Impedance Logical Low Logical High TRI-STATE	I/O and INTERRUPT OUT $V_{DD}=4.5V,\ I_{OL}=1.6\ mA$ $V_{DD}=4.5V,\ I_{OH}=-400\ \mu A$ $I_{OH}=-10\ \mu A$ $V_{SS}\leq V_{OUT}\leq V_{DD}$	2.4 0.8 V <sub>DD</sub>	0.4 GR	V V V μΑ
Output Impedance	RDY and STANDBY INTERRUPT (Open Drain Devices)	20-05 19-04	0.0A	
Logical Low, Sink Logical High, Leakage	$V_{DD} = 4.5V$ , $I_{OL} = 1.6 \text{ mA}$ $V_{OUT} \le V_{DD}$	17 02	0.4 SA 10 SA	V μA
	17 5- 3.5	16 03	S 5 NA	

### **Functional Description**

#### **Real Time Counter**

The real time counter is divided into 4-bit digits with 2 digits being accessed during any read or write cycle. Each digit represents a BCD number and is defined in Table I. Any unused bits are held at a logical zero during a read and ignored during a write. An unused bit is any bit not necessary to provide a full BCD number. For example tens of hours cannot legally exceed the number 2, thus only 2 bits are necessary to define the tens of hours. The other 2 bits in the tens of hours digit are unused. The unused bits are designated in Table I as dashes.

Narm Interrupt Everyday at 10:15 a.m.

The addressable portion of the counter is from milliseconds to months. The counter itself is a ripple counter. The ripple delay is less than 60  $\mu$ s above 4.5V and 300  $\mu$ s at 2.2V.

#### RAN

56 bits of RAM are contained on-chip. These can be used for any necessary power down storage or as an alarm latch for comparison to the real time counter. The data in the RAM can be compared to the real time counter on a digit basis. The only digits that are not compared are the unit ten thousandths of seconds and tens of days of the week (these are unused in the real time counter). If the two most significant bits of any RAM digit are ones, then this RAM location will always compare. The rule of thumb for an "alarm" interrupt is: All nibbles of higher order than specified are set to C hex (always compare). All nibbles lower than specified are set to "zero". As an example, if an alarm is to occur everyday at 10:15 a.m., configure the bits in RAM as shown in Table II.

The RAM is formatted the same as the real time counter, 4 bits per digit, 14 digits, however there are no unused bits.

The unused bits in the real time counter will compare only to zeros in the RAM.

Functional Description (Continued)

Function

An address map is shown in Table III.

#### **Interrupts and Comparator**

There are two interrupt outputs. The first is the INTERRUPT OUTPUT (a true high signal). This output can be programmed to provide 8 different output signals. They are: 10 Hz, once per second, once per minute, once per hour, once a day, once a week, once a month, and when a RAM/ real time counter comparison occurs. To enable the output a one is written into the interrupt control register at the bit location corresponding to the desired output frequency (Figure 1). Once one or more bits have been set in the interrupt control register, the corresponding counter's rollover to its reset state will clock the interrupt status register and cause the interrupt output to go high. To reset the interrupt and to identify which frequency caused the interrupt, the interrupt status register is read. Reading this register places the contents of the status register on the data bus. The interrupting frequency will be identified by a one in the respective bit position. Removing the read will reset the interrupt.

The second interrupt is the STANDBY INTERRUPT (open drain output, active low). This interrupt occurs when enabled and when a RAM/real time counter comparison occurs. The STANDBY INTERRUPT is enabled by writing a one on the D0 line at address 16<sub>H</sub> or disabled by writing a zero on the D0 line. This interrupt is not triggered by the edge of the compare signal, but rather by the level. Thus if the compare is enabled when the STANDBY INTERRUPT is enabled, the interrupt will turn on immediately.

TABLE I. Real Time Counter Format

Counter Addressed	Seconds	RAM-	Ur	nits		Max	0	Te	ns		Max
Counter Addressed	Hours	D0	D1	D2	D3	Code	D4	D5 D6		D7	Code
Milliseconds	(00 <sub>H</sub> )	-MAH	-	1	_	0	D4	D5	D6	D7	9
Hundredths and Tenths Sec	(01 <sub>H</sub> )	DO	D1	D2	D3	9	D4	D5	D6	D7	9
Seconds	(02 <sub>H</sub> )	DO	D1	D2	D3	9	D4	D5	D6	_	5
Minutes	(03 <sub>H</sub> )	D0	D1	D2	D3	9	D4	D5	D6	_	5
Hours	(04 <sub>H</sub> )	DO	D1	D2	D3	9	D4	D5	-0	_	2
Day of the Week	(05 <sub>H</sub> )	DO	D1	D2	_	7	- 0	_	_0	_	0
Day of the Month	(06 <sub>H</sub> )	D0	D1	D2	D3	9	D4	D5	-0	_	3
Month	(07 <sub>H</sub> )	D0	D1	D2	D3	9	D4	_	_0	_	1

(-) indicates unused bits

The POWER DOWN input is essentially a second chip select. It disables all inputs and outputs except for the
STANDBY INTERRUPT. When this input its at a logical zoro,
the device will not respond to any external signals. It will,
however, maintain timekeeping and turn on the STANDBY
INTERRUPT it programmed to do so. (The programming

The comparator is a cascaded exclusive NOR. Its output is latched 61 µs after the rising edge of the 1 kHz clock signal (input to the miliseconds counter). This allows the counter to ripple through before looking at the comparator. For operation at less than 4.5°, the thousand this of seconds counter should not be included in a compare because of the possibility of having a ripple delay greater than 61 µs. (For output timing.)

2

TABLE II. Clock RAM Bit Map for Alarm Interrupt Everyday at 10:15 a.m.

. I eldeT ni swor Address seenbbs nA	The real time counter is discard no 4-bit digits with 2 digits
Function sotstagged bas stourned al	Hi Nibble and a la sedmon Lo Nibble
Of here ate two   2 arupt & atputs, 4 ne line INTERRUPT	7 6 5 4 3 2 1 0
Milliseconds 0 1 0 0 0	0 and 0 and 0 of 0 of 0 of No RAM Exists
Hundredths and Tenths of Seconds 0 1 0 0 1	nouse carnot legally exceed the number 2, thus only 2 bits 0 or necessary to gaine up tens of hours. The other 2 bits 0 has tons of hours digit are unless. The unused hits are des-
Seconds 0 1 0 1 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Minutes upon Judicio 100 and 1 anico 0 and 1 office 1	0 0 0 1 0 1 0 1
Hours 0 0 0 0	0 lay is 0 ss that 060 µs 0 boys 4.6V and 000 µs 0 2.2V. 0
Day of Week 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1	No RAM Exists 1 1 X X X
Day of Month of the 10 same 1 month of the 0	X bits ox TAM re contine or whip. Tix se car be user
Months applied after 1 and 2 and 3 and 1 and 1 and 1 and 1	1 the 1 to art X come X and 1 to art 1 inch X moo X

#### TABLE III. Address Codes and Function

A4	HURRE	A3	STAN	A2	Melni A1	The se	A0	nost	these are unused in noisonal me counter. If the two
0		0	reference	0	0		0		Counter—Milliseconds
		thO vo			0		1		Counter—Hundredths and Tenths of Seconds
					at address		0		Counter—Seconds
e co the		0	at triggs	on of four	This inter		1	msk	Counter—Minutes
					ed Isngio		0		Counter-Hours and a find the valoue we mode of
0 00		0			nit nenw o		1		Counter—Day of Week
0		0		the mmi n	t will turn o		0		Counter—Day of Month
0		0		1	1		1		Counter—Month wowood affolds at Jipilo 199 all
0		1		0	0		0		RAM—Milliseconds
0		1		0	0	Counter	siq	issi	RAM—Hundredths and Tenths of Seconds
0.0		1		0	xe8/1		0		RAM—Seconds
0 0		1 30	OT	0	0081		1	Units	RAM—Minutes
0.0		90		1 10	9000	EG	0		RAM—Hours
. 0	200	1		1,0	0		1		RAM—Day of Week
0		1.		4	. 1		0		RAM—Day of Month
0		1.		D4	- 1		0		BAM—Months
1		0		D4 O	0		0		Interrupt Status Register
1		0		0	0		1		Interrupt Control Register
1		0		0	- 1		0		Counters Poset
1		0		0	1		0		PAM Poset
1		0		1	0	DS	0		Status Bit
1		0		MO	0		1		GO Comand
1		0		1	1		0		STANDBY INTERRUPT
4		1		1	1		1		Test Mode

All others unused

The comparator is a cascaded exclusive NOR. Its output is latched 61  $\mu s$  after the rising edge of the 1 kHz clock signal (input to the milliseconds counter). This allows the counter to ripple through before looking at the comparator. For operation at less than 4.5V, the thousandths of seconds counter should not be included in a compare because of the possibility of having a ripple delay greater than 61  $\mu s$ . (For output timing see Interrupt Timing.)

#### **Power Down Mode**

The POWER DOWN input is essentially a second chip select. It disables all inputs and outputs except for the STANDBY INTERRUPT. When this input is at a logical zero, the device will not respond to any external signals. It will, however, maintain timekeeping and turn on the STANDBY INTERRUPT if programmed to do so. (The programming must be done before the POWER DOWN input goes to a

logical zero.) When switching  $V_{DD}$  to the standby or power down mode, the POWER DOWN input should go to a logical zero at least 1  $\mu s$  before  $V_{DD}$  is switched. When switching  $V_{DD}$  all other inputs must remain between  $V_{SS} = 0.3V$  and  $V_{DD} + 0.3V$ . When restoring  $V_{DD}$  to the normal operating mode, it is necessary to insure that all other inputs are at valid levels before switching the POWER DOWN input back to a logical one. These precautions are necessary to insure that no data is lost or altered when changing to or from the power down mode.

#### Counter and RAM Resets; GO Command

The counters and RAM can be reset by writing all 1's (FF) at address 12<sub>H</sub> or 13<sub>H</sub> respectively.

A write pulse at address 15<sub>H</sub> will reset the thousandths, hundredths, tenths, units, and tens of seconds counters. This GO command is used for precise starting of the clock. The data on the data bus is ignored during the write. If the seconds counter is at a value greater than 39 when the GO is issued, the minute counter will increment; otherwise the minute counter is unaffected. This command is not necessary to start the clock, but merely a convenient way to start precisely at a given minute.

#### Status Bit

The status bit is provided to inform the user that the clock is in the process of rolling over when a counter is read. The status bit is set if this 1 kHz clock occurs during or after any counter read. This tells the user that the clock is rippling through the real time counter. Because the clock is rippling, invalid data may be read from the counter. If the status bit is set following a counter read, the counter should be reread.

The status bit appears on D0 when address  $14_{\rm H}$  is read. All the other data lines will zero. The bit is set when a logical one appears. This bit should be read every time a counter read or after a series of counter reads are done. The trailing edge of the read at address  $14_{\rm H}$  will reset the status bit.

#### **Using the Rollover Status Bit**

If a single read of any clock counter is made, it should be followed by reading the rollover status bit.

Example: Read months, then read rollover status.

If a sequential read of the clock counters is made, then the rollover status bit should be read after the last counter is read.

Example: Read hours, minutes, seconds, then read the rollover status.

#### Oscillator

The oscillator used in the standard Pierce parallel resonant oscillator. Externally, 2 capacitors, a 20  $M\Omega$  resistor and the crystal are required. The 20  $M\Omega$  resistor is connected between OSC IN and OSC OUT to bias the internal inverter in the linear region. For micropower crystals a resistor in series with the oscillator output may be necessary to insure the crystal is not overdriven. This resistor should be approximately 200  $k\Omega$ . The capacitor values should be typically 20 pF–25 pF. The crystal frequency is 32,768 Hz.

The oscillator input can be externally driven, if desired. In this case the oscillator output should be left floating and the oscillator input levels should be within 0.3V of the supplies.

A ground line or ground plane between pins 9 and 10 may be necessary to reduce interference of the oscillator by the A4 address.


#### Control Lines


The READ, WRITE, AND CHIP SELECT signals are active low inputs. The READY signal is an open drain output. At the start of each read or write cycle the READY line (open drain) will pull low and will remain low until valid data from a chip read appears on the bus or data on the bus is latched in during a write. READ and WRITE must be accompanied by a CHIP SELECT (see Figures 3 and 4 for read and write cycle timing).


During a read or write, address bits must not change while chip select and control strobes are low.

#### **Test Mode**


The test mode is for production testing. It allows the counters to count at a higher than normal rate. In this mode the 32.768 kHz oscillator input is connected directly to the ten thousandths of seconds counter. The chip select and write lines must be low and the address must be held at 1F<sub>H</sub>.







Typical Supply Current vs Supply Voltage during Power Down



yam 0) bns 8 aniq neewled enalg bayon to eniTL/F/6148-4

minute counter is unaffected. This command is not necessary to reduce interference of the oscillator by the

and selwhent discovered the minute country will increment of TL/F/6148-5

Using the Rollover Status Bit

### Interrupt Timing $0^{\circ}C \le T_A \le 70^{\circ}C$ , $4.5V \le V_{DD} \le 5.5V$ , $V_{SS} = 0V$

Symbol	Parameter Parameter	Min	Max	Units	
drain NOTNI <sup>†</sup> At	Status Register Clock to INTERRUPT OUT	PUT	in the user that to en a counter is occurs during a	two reverses the second of the	n the status of the inches at the status of
tsbyon and an	Compare Valid to STANDBY INTERRUPT (Pin 14) Low (Note 1)	is rippling,		his telle the user time counter. Be	sou ent ma rea
tintoff and	Trailing Edge of Status Register Read to INTERRUPT OUTPUT Low		counter, if the s counter should	be read from the counter 6 ad, the	Transaction or an artist and
elirtsBYOFF 3 100	Trailing Edge of Write Cycle (D0 = 0; Address = 16 <sub>H</sub> ) to STANDBY INTERRUPT Off (High Impedance State)	s read. All a logical a counter	en address 14H o bit is set whe read every time	ines will zero. The bit should be	μs μs

Note 1: The status register clocks are: the corresponding counter's rollover to its reset state or the compare becoming valid. The compare becomes valid 61 µs after the 1/10,000 of a second counter is clocked, if the real time counter data matches the RAM data.

### Read Cycle Timing $0^{\circ}C \le T_{A} \le 70^{\circ}C$ , $4.5V \le V_{DD} \le 5.5V$ , $V_{SS} = 0V$

Symbol	Parameter	estatus.	Min	nem Maxim be	Units
t <sub>AR</sub>	Address Bus Valid to Read Strobe (Note 3)	80	100		ns
tcsr	Chip Select to Read Strobe (Note 2)	TIMET	0		ns
t <sub>RRY</sub>	Read Strobe to Ready Strobe			150	ns
t <sub>RYD</sub>	Ready Strobe to Data Valid	7	1	800	ns
t <sub>AD</sub>	Address Bus Valid to Data Valid			1050	ns
t <sub>RH</sub>	Data Hold Time from Trailing Edge of Read Strobe		0	1/380	ns
t <sub>HZ</sub>	Trailing Edge of Read Strobe to TRI-STATE Mode		1	250	ns
t <sub>RYH</sub>	Read Hold Time after Ready Strobe		0	COMPANIE .	ns
t <sub>RA</sub>	Address Bus Hold Time from Trailing Edge of Read Strol	be	50	2   000	ns
t <sub>RYDV</sub>	Rising Edge of Ready to Data Valid			100	ns

Note 2: When reading, a deselect time of 500 ns minimum must occur between counter reads. Deselect is: 

S = 1 or (WR) ● (RD) = 1. Note 3: If tAR = 0 and Chip Select, Address Valid or Read are coincident then they must exist for 1050 ns.

tcsw	Chip Select to Write Strobe	0		ns
t <sub>DW</sub>	Data Valid before Write Strobe	100		ns
twry	Write Strobe to Ready Strobe		150	ns
t <sub>RY</sub>	Ready Strobe Width		800	ns
tRYH	Write Hold Time after Ready Strobe	0		ns
t <sub>WD</sub>	Data Hold Time after Write Strobe	2 110	79	ns
twA	Address Hold Time after Write Strobe	50	W AND THE RESERVE OF THE PARTY	ns

Note 4: If data changes while  $\overline{CS}$  and  $\overline{WR}$  are low, then they must remain coincident for 1050 ns after the data change to ensure a valid write. Data bus loading is 100 pF. Ready output loading is 50 pF and 3 k $\Omega$  pull-up.

Input and output AC timing levels: Logical one = 2.0V Logical zero = 0.8V

### **Read and Write Cycle Timing Diagrams**




FIGURE 3. Read Cycle Timing






FIGURE 4. Write Cycle Timing



Note 5: A ground line or ground plane guard trace should be included between pins 9 and 10 to insure the oscillator is not disturbed by the address line.


FIGURE 5. Typical Connection Diagram



Note 6: Must use 8238 or equivalent logic to insure advanced I/OW pulse; so that the ready output of the MM58167B is valid by the end of φ2 during the T2 microcycle.

Note 7: t<sub>62</sub> ≥ t<sub>RS8080</sub> + t<sub>DL8238</sub> + t<sub>WRY58167B</sub>

FIGURE 6. 8080 System Interface with Battery Backup





### **NS32FX211 Microprocessor Compatible Real Time Clock**

### **General Description**

The NS32FX211 is fabricated using low threshold CMOS technology and is designed to operate in bus oriented microprocessor systems where a real time clock and calendar function are required. The on-chip 32.768 kHz crystal controlled oscillator will maintain timekeeping down to 2.2V to allow low power standby battery operation.

### **Applications**

- Fax machines
- Laser printers
- Word processors
- Data logging
- Industrial process control


### **Features**

- Low power standby operation (10 µA at 2.2V)
- 16-pin DIP and 20-pin PLCC
- Timekeeping from tenths to seconds to tens of years in independently accessible registers
- Leap year register
- Hours counter programmable for 12 or 24-hour operation
- Fully TTL/CMOS compatible

### **Connection Diagrams**



**Top View** 



TL/F/11011-2

91 4 17 U2 4 17

DS 4

DS 4-1

Block Diagram

FIGURE 1

TL/F/11011-1

Order Number NS32FX211N, NS32FX211V See NS Package Number N16A or V20A

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

DC Input or Output Voltage -0.3V to  $V_{DD} + 0.3V$  DC Input or Output Diode Current  $\pm 5.0$  mA Storage Temperature, (T<sub>STG</sub>)  $-65^{\circ}$ C to  $+150^{\circ}$ C Supply Voltage, (V<sub>DD</sub>) 6.5V Power Dissipation, (P<sub>D</sub>) 500 mW Lead Temperature

(Soldering, 10 seconds)

Operating Conditions

Min Max Units
Operating Supply Voltage 4.75 5.25 V
Standby Mode Supply Voltage 2.2 5.5 V

DC Input or Output Voltage

Operating Temperature Range

2.2 5.5 V 0 V<sub>DD</sub> V 0° 70° °C

### **Electrical Characteristics** $V_{DD} = 5V \pm 5\%$ , $T = 0^{\circ}C$ to $+70^{\circ}C$ unless otherwise stated

260°C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>IH</sub> en	High Level Input Voltage (except XTAL IN)	o Trealing	e.2.0 2 bset			V
VIL an	Low Level Input Voltage (except XTAL IN)	05 80	Time from Trailsead Strobe		0.8	HA <sup>3</sup>
V <sub>OHen</sub>	High Level Output Voltage (DB0-DB3)	$I_{OH} = -20 \mu\text{A}$ $I_{OH} = -1.6 \text{mA}$	V <sub>DD</sub> - 0.1 3.7	tos smit 3\0 llinU		V
V <sub>OH</sub>	High Level Output Voltage (INT)	$I_{OH} = -20 \mu A$ (In Test Mode)	V <sub>DD</sub> - 0.1	MORT AT	MINO: DA	BTIV
VOL	Low Level Output Voltage (DB0-DB3, INT)	$I_{OL} = 20 \mu A$ $I_{OL} = 1.6 \text{ mA}$	rotemats <sup>q</sup>		0.1 0.4	V
I <sub>IL</sub>	Low Level Input Current (AD0-AD3, DB0-DB3)	V <sub>IN</sub> = V <sub>SS</sub> (Note 2)	-5	nasadala A	-90	μА
I <sub>IL</sub> 25	Low Level Input Current (WR, RD)	V <sub>IN</sub> = V <sub>SS</sub> (Note 2)	-5 <sup>8</sup> 110/	- (Note 4,	-200	μΑ
I <sub>IL</sub> an	Low Level Input Current (CS)	V <sub>IN</sub> = V <sub>SS</sub> (Note 2)	Valid 6-Write SI	Data Bus	-570	μА
lozh	Output High Level Leakage Current (INT)	V <sub>OUT</sub> = V <sub>DD</sub>	pee Width (Note ect Hold Time Fo		2.0	μА
l <sub>DD</sub>	Average Supply Current	All $V_{IN} = V_{CC}$ or Open Circuit $V_{DD} = 2.2V$ (Standby Mode) $V_{DD} = 5.0V$ (Static Mode)		No emW	10 1	μA mA
C <sub>IN</sub>	Input Capacitance	not goiv	Hold Time Follow	Dag Bus	10	pF
Cour	Output Capacitance	(Outputs Disabled)	N. GOX	10		pF

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur. All voltages referenced to ground unless otherwise noted.

Note 2: The DB0-DB3 and AD0-AD3 lines all have active P-channel pull-up transistors which will source current. The CS, RD, and WR lines have internal pull-up resistors to V<sub>DD</sub>.

### AC Switching Characteristics

READ TIMING: DATA FROM PERIPHERAL TO MICROPROCESSOR  $V_{DD} = 5V \pm 5\%$ ,  $C_L = 100 \ pF$ 

5.5 V	Standby Mode Supply Voltage 2.2	Comm	nercial Specifi	cation	Office/Distril.	
Symbol O	Parameter Mont OG	T <sub>A</sub> = 0°C to +75°C			Units	
D01	Operating Temperature Range 0*	Min	Тур	Max	UC Input or U	
t <sub>AD</sub>	Address Bus Valid to Data Valid	Va.a	390	650	osliov ns	
t <sub>CSD</sub>	Chip Select On to Data Valid	500 mW	140	300	Powen Dissip	
t <sub>RD</sub>	Read Strobe On to Data Valid	02000	140	300	ns ns	
t <sub>RW</sub>	Read Strobe Width (Note 3, Note 7)	300		DC	ns	
t <sub>RA</sub>	Address Bus Hold Time from Trailing  Edge of Read Strobe	%8± √8 = 00 0	eristics v	H Charact	ns lodgwy	
t <sub>CSH</sub>	Chip Select Hold Time from Trailing Edge of Read Strobe	0	t Voltage	High Level Inpu	ns H	
<sup>t</sup> RH V 8.0	Data Hold Time from Trailing Edge of Read Strobe	70	160 POV	Low Level Input	ns al	
tHZ	Time from Trailing Edge of Read Strobe Unitl O/P Drivers are TRI-STATE®	1 <sub>OH</sub> = -20 px	out Voltage	900   250 Agil	ns	

Absolute Maximum Ratings (note 1)

#### WRITE TIMING: DATA FROM MICROPROCESSOR TO PERIPHERAL $V_{DD} = 5V \pm 5\%$

V	1.0		Com	mercial Specific	ation	1
Symbo	ol 4.0	Parameter	7.814,57.96	A = 0°C to +70°		Units
Au	08-	5- (S e).	Viv niMas (IV	Тур	Max Woul	JI.
t <sub>AW</sub>	008+	Address Bus Valid to Write Strobe (Note 4, Note 6)	400 NV	125	Low Level Inpu	ns
tcsw		Chip Select On to Write Strobe	250	100	(VVH, RU)	ns
Atow	+570	Data Bus Valid to Write Strobe	400	220	Low Level Inpu	ns
tww		Write Strobe Width (Note 6)	250	95	s Library Supplies	ns
twcs	2.0	Chip Select Hold Time Following Write Strobe	0		Leakage Curre	ns
t <sub>WA</sub>	10	Address Bus Hold Time Following	Vgg = 5.0V (8			ns
t <sub>WD</sub>	10	Data Bus Hold Time Following Write Strobe	100	35	Input Capacita	ns
t <sub>AWS</sub>	unless often	Address Bus Valid before Start or Write Strobe	egsmat70 inw bri			

Note 3: Except for special case restriction: with interrupts programmed, max read strobe width of control register (ADDR 0) is 30 ms. See section on Interrupt Programming.

Note 4: All timings measured to the trailing edge of write strobe (data latched by the trailing edge of WR).


Note 5: Input test waveform peak voltages are 2.4V and 0.4V. Output signals are measured to their 2.4V and 0.4V levels.

Note 6: Write stobe as used in the Write Timing Table is defined as the period when both chip select and write inputs are low, ie.,  $\overline{WS}$ , =  $\overline{CS}$  +  $\overline{WR}$ . Hence write strobe commences when both signals are low, and terminates when the first signal returns high.

Note 7: Read strobe as used in the Read Timing Table is defined as the period when both chip select and read inputs are low, ie.,  $\overline{\text{RS}} = \overline{\text{CS}} + \overline{\text{RD}}$ .

Note 8: Typical numbers are at  $V_{CC} = 5.0V$  and  $T_A = 25$ °C.





processor, giving time setting to the nearest second. AS SIRUPLE for the 24-hour mode.

### **Functional Description**

The NS32FX211 is a bus oriented microprocessor real time clock.

### Crystal Oscillator 93, 85 of qu Inuoo fliw melnuoo eveb ent

This consists of a CMOS inverter/amplifier with an on-chip bias resistor. Externally a 22 pF capacitor, a 6 pF-40 pF trimmer capacitor and a crystal are suggested to complete the 32.768 kHz timekeeping oscillator circuit.

The 6 pF-40 pF trimmer fine tunes the crystal load impedance, optimizing the oscillator stability. When properly adjusted (i.e., to the crystal frequency of 32.768 kHz), the circuit will display a frequency variation with voltage of less than 3 ppm/V. When an external oscillator is used, connect to oscillator input and float (no connection) the oscillator output.

When the chip is enabled into test mode, the oscillator is gated onto the interrupt output pin giving a buffered oscillator output that can be used to set the crystal frequency when the device is installed in a system.

#### **Divider Chain**

The crystal oscillator is divided down in three stages to produce a 10 Hz frequency setting pulse. The first stage is a non-integer divider which reduces the 32.768 kHz input to 20.720 kHz. This is further divided by a 9-stage binary ripple counter giving an output frequency of 60 Hz. A 3-stage

Johnson counter divides this by six, generating a 10 Hz output. The 10 Hz clock is gated with the 32.768 kHz crystal frequency to provide clock setting pulses of 15.26  $\mu$ s duration. The setting pulse drives all the time registers on the device which are synchronously clocked by this signal. All time data and data-changed flag change on the falling edge of the clock setting pulse.

#### **Data-Changed Flag**

The data-changed flag is set by the clock setting pulse to indicate that the time data has been altered since the clock was last read. This flag occupies bit 3 of the control register where it can be tested by the processor to sense data-changed. It will be reset by a read of the control register. See the section, "Methods of Device Operation", for suggested clock reading techniques using this flag.


#### Seconds Counters of beamarporg at abom nood-42 nerfW

There are three counters for seconds:

- a. tenths of seconds
- b. units of seconds
- c. tens of seconds

The registers are accessed at the addresses shown in Table I. The tenths of seconds register is reset to 0 when the clock start/stop bit (bit 2 of the control register) is set to

In both 12/24-hour modes, the units of



logic 1. The units and tens of seconds are set up by the processor, giving time setting to the nearest second. All three registers can be read by the processor for time output.

#### **Minutes Counters**

There are two minutes counters:

a. units of minutes: and rith the gated of art tug

b. tens of minutes asaluq pulified sools ablying of yoursuperi

Both registers may be read to or written from as required.

### Hours Counters to agreed pall begreato-attab bits ateb emit

a. units of hours

b. tens of hours should entit yet too all pall begins no estable entit

Both counters may be accessed for read or write operations

In 12-hour mode, the tens of hours register has only one active bit and the top three bits are set to logic 0. Data bit 1 of the clock setting register is the AM/PM indicator; logic 0 indicating AM, logic 1 for PM.

When 24-hour mode is programmed, the tens of hours register reads out two bits of data and the two most significant bits are set to logic 0. There is no AM/PM indication and bit 1 of the clock setting register will read out a logic 0.

In both 12/24-hour modes, the units of hours will read out four active data bits. 12 or 24-hour mode is selected by bit 0

of the clock setting register, logic 0 for 12-hour mode, logic 1900 1 for the 24-hour mode.

Switching Time Waveforms

#### **Days Counters**

There are two days counters:

a. units of day congorous betterno and a at 112X732E2N effT

b. tens of days

The days counters will count up to 28, 29, 30 or 31 depending on the state of the months counters and the leap year counter. The microprocessor has full read/write access to these registers.

#### Months Counters to totalisee palees sent star 887.58 ent

There are two months counters:

a. units of months

b. tens of months

Both these counters have full read/write access.

### Years Counters Illoennoo on) Isolf bus fugui notallioso of

There are two years counters:

a. units of years

b. tens of years of arity to a of beau ed not faril Judiuo not Both these counters have full read/write access. The years will count up to 99 and roll over to 00.

Registered Select	emon(3)	Address	(Binary)	Data E	(Hex)	Access
ariegistered delect	AD3	AD2	18AD1	180 AD0 180	(HCX)	HAD ACCES
0 Control Register	0 In <b>O</b> lcates	0	0	X O X	0	Split Read and Write
1 Tenths of Seconds	MA0= 0	0	X O	1	1 (aboly	nuol-Read Only on M9 M.
2 Units Seconds aboM	0 in 024-Hou	0	1	0	2	R/W
3 Tens Seconds about 1	0 = <b>0</b> 12-Ho	0	1	1	3	2/24-Hour SeleW\R
4 Units Minutes about 1	1 =024-Ho	1	0	0	4	R/W
5 Tens Minutes	0	1	0	1	5	R/W
6 Unit Hours	0	roi Register	erupi Cont	TABIO IIB. Inte	6	R/W
7 Tens Hours	Control	1	1	1 1	7	R/W
8 Units Days	10 miles	0	0	0 sinente	8 Cor	R/W notions
9 Tens Days	1280	0 886	0	1	9	R/W
10 Units Months	1 0	0 ×	1	ut Clear Ot	niorru(AOuto	R/W tournetnt ol/1
11 Tens Months	1	0	1	1, otto		
12 Units Years	1 0	1 1 10	0	0	С	R/W broose 1.0
13 Tens Years	1 0	1 110	0	1 1	D	R/W brooms 8.0
14 Days of Week	1.0	1 110	1	0	E	1 Second W\R
15 Clock Setting/	1	1 110	1	irgle Interrupt		R/W abaconda
Interrupt Registers		110		repeated Interrupt	383 = 1 for F	10 Seconds

#### **Day of Week Counter**

The day of week counter increments as the time rolls from 23:59 to 00:00 (11:59 PM to 12:00 AM in 12-hour mode). It counts from 1 to 7 and rolls back to 1. Any day of the week may be specified as day 1.

#### Clock Setting Register/Interrupt Register and A pipol A

The interrupt select bit in the control register determines which of these two registers is accessible to the processor at address 15. Normal clock and interrupt timing operations will always continue regardless of which register is selected onto the bus. The layout of these registers is shown in Table II.

The clock setting register is comprised of three separate functions: if Apolo alian sid qual has ent of neithing a sign A

- a. leap year counter: bits 2 and 30 and north batters at gri
- b. AM/PM indicator; bit 1
- c. 12/24-hour mode set; bit 0 (see Table IIA).

The leap year counter is a 2-stage binary counter which is clocked by the months counter. It changes state as the time rolls over from 11:59 on December 31 to 00:00 on January

The counter should be loaded with the 'number of years since last leap year' e.g., if 1980 was the last leap year, a clock programmed in 1983 should have 3 stored in the leap year counter. If the clock is programmed during a leap year, then the leap year counter should be set to 0. The contents of the leap year counter can be read by the µP.

logic 1. When any new interrupt is subsequently programmed, timing will not commence until the start/stop bit is toaded with 0.

In the single interrupt mode, interrupt timing stops when a

imeout occurs. The processor restarts timing by writing log c 0 into the start/stop bit.

In repeated interrupt mode the interrupt timer continues to count with no intervention by the processor necessary. The AM/PM indicator returns a logic 0 for AM and a logic 1 for PM. It is clocked when the hours counter rolls from 11:59 to 12:00 in 12-hour mode. In 24-hour mode this bit is set to logic 0.

Functional Description (Continued)

The 12/24-hour mode set determines whether the hours counter counts from 1 to 12 or from 0 to 23. It also controls the AM/PM indicator, enabling it for 12-hour mode and forcing it to logic 0 for the 24-hour mode. The 12/24-hour mode bit is set to logic 0 for 12-hour mode and it is set to logic 1 for 24-hour mode.

**IMPORTANT NOTE:** Hours mode and AM/PM bits cannot be set in the same write operation. See the section on Initialization (Methods of Device Operation) for a suggested setting routine.

All bits in the clock setting register may be read by the processor.

The interrupt register controls the operation of the timer for interrupt output. The processor programs this register for single or repeated interrupts at the selected time intervals.

The lower three bits of this register set the time delay period that will occur between interrupts. The time delays that can be programmed and the data words that select these are outlined in Table IIB.

Data bit 3 of the interrupt register sets for either single or repeated interrupts; logic 0 gives single mode, logic 1 sets for repeated mode.

Using the interrupt is described in the Device Operation section.

The read only register contains two output data latches which will supply status information for the processor. Table III shows the mapping of the various control latches and status flags in the control register. The control register is located at address 0.

he write only portion of the control register contains for

2

#### TABLE IIA. Clock Setting Register Layout

Function	(xeH	Data	Bits Used	Address	Comments
ace Function	DB	3 0 A DB2	DB1	DB0	8QA
Leap Year Counter	0 X	X	0	0	0 Indicates a Leap Year R/W
AM/PM Indicator (12-Hour Mode	e) †		0 X	0	0 = AM 1 = PM 000 2 0 ent R/W
WAR	2	0	1	0	0 in 24-Hour Mode
12/24-Hour Select Bit	8			X	0 = 12-Hour Mode
WAR	4	9	0	1	1 = 24-Hour Mode asturi M stinU A

#### **TABLE IIB. Interrupt Control Register**

Function	Comments	Control Wo		V Tens Hours brown
WA	e o	DB3	DB2	DB1 DB0
No Interrupt	Interrupt Output Cleared, Start/Stop Bit Set to 1.	x 0	0	10 ginits Months 0
0.1 Second	0 0	0/1	0	12 Units Years 0
0.5 Second		0/1	0	13 Jens Yeurs 1
1 Second	DDS — O for Single Interment	0/1	0	14 Pays of Week 1
5 Seconds	DB3 = 0 for Single Interrupt DB3 = 1 for Repeated Interrupt	0/1	1	15 glock Setting/ g
10 Seconds	DB3 = 1 for Repeated Interrupt	0/1	1	ntempt Registror
30 Seconds		0/1	1	1 0
60 Seconds A 10	The AM/PM indicator returns a logic 0	0/1	1	sy It Week Counter

Timing Accuracy: Single Interrupt Mode (all time delays): ±1 ms

Repeated Mode: ±1 ms on Initial Timeout, Thereafter Synchronous with First Interrupt (i.e, timing errors do not accumulate).

### Control Register, of the pulldana notsoibal MSVMA arts

There are three registers which control different operations of the clock: a st time about most 4.51 act 0 algor of the strict.

- a. the clock setting register
- b. the interrupt register
- c. the control register

The clock setting and interrupt registers both reside at address 15, access to one or the other being controlled by the interrupt select bit; data bit 1 of the control register.

The clock setting register programs the timekeeping of the clock. The 12/24-hour mode select and the AM/PM indicator for 12-hour mode occupy bits 0 and 1, respectively. Data bits 2 and 3 set the leap year counter.

The interrupt register controls the operation of the interrupt timer, selecting the required delay period and either single or repeated interrupt.

The control register is responsible for controlling the operations of the clock and supplying status information to the processor. It appears as two different registers; one with write only access and one with read only access.

The write only register consists of a bank of four latches which control the internal processes of the clock.

The read only register contains two output data latches which will supply status information for the processor. Table III shows the mapping of the various control latches and status flags in the control register. The control register is located at address 0.

The write only portion of the control register contains four latches:

A logic 1 written into the test bit puts the device into test mode. This allows setting of the oscillator frequency. For normal operation the test bit is loaded with logic 0.

Functional Description (Continued)

The clock start/stop bit stops the timekeeping of the clock and resets to 0 the tenths of seconds counter. The time of day may then be written into the various clock registers and the clock restarted synchronously with an external time source. Timekeeping is maintained thereafter.

A logic 1 written to the start/stop bit halts clock timing. Timing is restarted when the start/stop bit is written with a logic 0.

The interrupt select bit determines which of the two registers mapped onto address 15 will be accessed when this address is selected.

A logic 0 in the interrupt select bit makes the clock setting register available to the processor. A logic 1 selects the interrupt register

The interrupt start/stop bit controls the running of the interrupt timer. It is programmed in the same way as the clock start/stop bit; logic 1 to halt the interrupt and reset the timer, logic 0 to start interrupt timing.

When no interrupt is programmed (interrupt control register set to 0), the interrupt start/stop bit is automatically set to a logic 1. When any new interrupt is subsequently programmed, timing will not commence until the start/stop bit is loaded with 0.

In the single interrupt mode, interrupt timing stops when a timeout occurs. The processor restarts timing by writing logic 0 into the start/stop bit.

In repeated interrupt mode the interrupt timer continues to count with no intervention by the processor necessary.

#### TABLE III. The Control Register Layout

Access (addr0)	sq DB3 of gold o	DB2	DB1	DB0
Read From:	Data-Changed Flag	lo systems su	repeated interoupts may be p	Interrupt Flag
Write To: If it benift melays to equit as seen in egnand as e	0 = Normal 1 = Test Mode	Clock Start/Stop 0 = Clock Run 1 = Clock Stop	Interrupt Select 0 = Clock Setting Register 1 = Interrupt Register	Interrupt Start/Stop 0 = Interrupt Run 1 = Interrupt Stop

Interrupt timing may be stopped in either mode by writing a logic 1 into the interrupt start/stop bit. The timer is reset and can be restarted in the normal way, giving a full time delay period before the next interrupt.

In general, the control register is set up such that writing 0's into it will start anything that is stopped, pull the clock out of test mode and select the clock setting register onto the bus. In other words, writing 0 will maintain normal clock operation and restart interrupt timing, etc.

The read only portion of the control register has two status outputs:

Since the NS32FX211 keeps real time, the time data changes asynchronously with the processor and this may occur while the processor is reading time data out of the clock.

Some method of warning the processor when the time data has changed must thus be included. This is provided for by the data-changed flag located in bit 3 of the control register. This flag is set by the clock setting pulse which also clocks the time registers. Testing this bit can tell the processor whether or not the time has changed. The flag is cleared by a read of the control register but not by any write operations. No other register read has any effect on the state of the data-changed flag.

Data bit 0 is the interrupt flag. This flag is set whenever the interrupt timer times out, pulling the interrupt output low. In a polled interrupt routine the processor can test this flag to determine if the NS32FX211 was the interrupting device. This interrupt flag and the interrupt output are both cleared by a read of the control register.

Both of the flags and the interrupt output are reset by the trailing edge of the read strobe. The flag information is held latched during a control register read, guaranteeing that stable status information will always be read out by the processor.

Interrupt timeout is detected and stored internally if it occurs during a read of the control register, the interrupt output will then go low only after the read has been completed.

A clock setting pulse occurring during a control register read will *not* affect the data-changed flag since time data read out before or after the control read will not be affected by the time change.

#### Initialization

When it is first installed and power is applied, the NS32FX211 will need to be properly initialized. The following operation steps are recommended when the device is set up (all numbers are decimal):

1) Disable interrupt on the processor to allow oscillator setting. Write 15<sub>10</sub> into the control register: *The clock and interrupt start/stop bits are set to 1, ensuring that the clock and interrupt timers are both halted. Test mode and the interrupt register are selected.* 

- 2) Write 0 to the interrupt register: Ensure that there are no interrupts programmed and that the oscillator will be gated onto the interrupt output.
- 3) Set oscillator frequency: All timing has been halted and the oscillator is buffered out onto the interrupt line.
- 4) Write 5 to the control register: The clock is now out of test mode but is still halted. The clock setting register is now selected by the interrupt select bit.
- 5) Write 0001 to all registers. This ensures starting with a valid BCD value in each register.
- 6) Set 12/24 Hours Mode: Write to the clock setting register to select the hours counting mode required.
- 7) Load Real-Time Registers: All time registers (including Leap Years and AM/PM bit) may now be loaded in any order. Note that when writing to the clock setting register to set up Leap Years and AM/PM, the Hours Mode bit must not be altered from the value programmed in step 5.
- 8) Write 0 to the control register: This operation finishes the clock initialization by starting the time. The final control register write should be synchronized with an external time source.

In general, timekeeping should be halted before the time data is altered in the clock. The data can, however, be altered at any time if so desired. Such may be the case if the user wishes to keep the clock corrected without having to stop and restart it; i.e., winter/summer time changing can be accomplished without halting the clock. This can be done in software by sensing the state of the data-changed flag and only altering time data just after the time has rolled over (data-changed flag set).

#### Reading the Time Registers (1997) and perform on the control of th

Using the data-changed flag technique supports microprocessors with block move facilities, as all the necessary time data may be read sequentially and then tested for validity as shown below.

- 1) Read the control register, address 0: This is a dummy read to reset the data-changed flag (DCF) prior to reading the time registers.
- 2) Read time registers: All desired time registers are read out in a block.
- 3) Read the control register and test DCF: If DCF is cleared (logic 0), then no clock setting pulses have after occurred since step 1. All time data is guaranteed good and time reading is complete.

If DCF is set (logic 1), then a time change has occurred since step 1 and time data may not be consistent. Repeat steps 2 and 3 until DCF is clear. The control read of step 3 will have reset DCF, automatically repeating the step 1 action.

#### **Interrupt Programming**

The interrupt timer generates interrupts at time intervals which are programmed into the interrupt register. A single interrupt after delay or repeated interrupts may be programmed. Table IIB lists the different time delays and the data words that select them in the interrupt register.

Once the interrupt register has been used to set up the delay time and to select for single or repeat, it takes no further part in the workings of the interrupt system. All activity by the processor then takes place in the control register. Initializing:

- 1) Write 3 to the control register (AD0): Clock timing continues, interrupt register selected and interrupt timing stopped.
- 2) Write interrupt control word to address 15: The interrupt register is loaded with the correct word (chosen from Table IIB) for the time delay required and for single or repeated interrupts.
- 3) Write 0 or 2 to the control register: Interrupt timing commences. Writing 0 selects the clock setting register onto the data bus; writing 2 leaves the interrupt register selected. Normal timekeeping remains unaffected.

#### On Interrupt: James American AM James registration of the July 1

Read the control register and test for Interrupt Flag (bit 0). If the flag is cleared (logic 0), then the device is not the source of the interrupt.

If the flag is set (logic 1), then the clock did generate an interrupt. The flag is reset and the interrupt output is cleared by the control register read that was used to test for interrupt.

#### Single Interrupt Mode:

When appropriate, write 0 or 2 to the control register to restart the interrupt timer.

#### Repeated Interrupt Mode: A Mode and goes of application read

Timing continues, synchronized with the control register write which originally started interrupt timing. No further intervention is necessary from the processor to maintain timing.

In either mode interrupt timing can be stopped by writing 1 into the control register (interrupt start/stop set to 1). Timing for the full delay period recommences when the interrupt start/stop bit is again loaded with 0 as normal.

IMPORTANT NOTE: Using the interrupt timer places a constraint on the maximum Read Strobe width which may be applied to the clock. Normally all registers may be read from with a t<sub>RW</sub> down to DC (i.e., CS and RD held continuously low). When the interrupt timer is active however, the maximum read strobe width that can be applied to the control register (Addr 0) is 30 ms.

This restriction is to allow the interrupt timer to properly reset when it times out. Note that it only affects reading of the control register—all other addresses in the clock may be accessed with DC read strobes, regardless of the state of the interrupt timer. Writes to any address are unaffected.

#### **APPLICATION HINTS**

#### Time Reading Using Interrupt

In systems such as point of sale terminals and data loggers, time reading is usually only required on a random demand basis. Using the data-changed flag as outlined in the section on methods of operation is ideal for this type of system. Some systems, however, need to sense a change in real time; e.g., industrial timers/process controllers, TV/VCR clocks, any system where real time is displayed.

The interrupt timer on the NS32FX211 can generate interrupts synchronously with the time registers changing, using software to provide the initial synchronization.

In single interrupt mode the processor is responsible for initiating each timing cycle and the timed period is accurate to  $\pm 1$  ms.

In repeated interrupt mode the period from the initial processor start to the first timeout is also only accurate to  $\pm 1$  ms. The following interrupts maintain accurate delay periods relative to the first timeout. Thus, to utilize interrupt to control time reading, we will use repeated interrupt mode.

In repeated mode the time period between interrupts is exact, which means that timeouts will always occur at the same point relative to the internal clock setting pulses. The case for 0.1s interrupts is shown in Figure A-1. The same is true for other delay periods, only there will be more clock setting pulses between each interrupt timeout. If we set up the interrupt timer so that interrupt always times out just after the clock setting pulse occurs (Figure A-2), then there is no need to test the data-changed flag as we know that the time data has just changed and will not alter again for another 100 ms.

This can be achieved as outlined below:

- 1) Follow steps 1 and 2 of the section on interrupt programming. In step 2 set up for repeated interrupt.
- 2) Read control register AD0: This is a dummy read to reset the data-changed flag.
- 3) Read control register AD0 until data-changed flag is set.
- 4) Write 0 or 2 to control register. Interrupt timing commences.

#### Time Reading with Very Slow Read Cycles


If a system takes longer than 100 ms to complete reading of all the necessary time registers (e.g., when CMOS processors are used) or where high level interpreted language routines are used, then the data-changed flag will always be set when tested and is of no value. In this case, the time registers themselves must be tested to ensure data accuracy.

The technique below will detect both time changing between read strobes (i.e., between reading tens of minutes and units of hours) and also time changing during read, which can produce invalid data.

1) Read and store the value of the *lowest* order time register required.

- Read out all the time registers required. The registers may be read out in any order, simplifying software requirements.
- 3) Read the lowest order register and compare it with the value stored previously in step 1. If it is still the same, then all time data is good. If it has changed, then store the new value and go back to step 2.

In general, the rule is that the first and last reads *must* both be of the lowest order time register. These two values can then be compared to ensure that no change has occurred. This technique works because for any higher order time register to change, all the lower order registers must also change. If the lowest order register does not change, then no higher order register has changed either.



TL/F/11011-6
FIGURE A-1. Time Delay from Clock Setting Pulses to Interrupt is Constant





FIGURE A-2. Interrupt Timer Synchronized with Clock Setting Pulses


 Read out all the time registers required. The registers may be read out in any order, simplifying software requirements.

3) Read the lowest order register and compare it with the value stored previously in step 1. If it is still the same, then all time data is good, if it has changed, then store the new value and go back to step 2.

In general, the rule is that the first and last reads must both be of the lowest order time register. These two values can then be compared to ensure that no change has occurred. This technique works because for any higher order time register to change, all the lower order registers must also change. If the lowest order register does not change, then no higher order register has changed either.



PIGURE A-1. Time Delay from Clock Setting Pulses to Interrupt Is Constant



PIGURE A-2. Interrupt Timer Synchronized with Cleck Setting Pulses

### Section 3 Contents

8-8	AN-353 MM58167B Real Time Clock Design Guide
3-20	Clock and Catendar Functions
8-29	AN-365 The MM58274C Adds Reliable Real-Time Keeping to Any Microprocessor System
3-45	AN-588 Calibration of the DP8570A Family
3-50	AN-589 DP8570A Timer Clock Peripheral Test Mode and Test Considerations
3-54	AN-595 Flexible Timers on the DR8570A and DR8571A
3-60	
	Evaluation.  Section 3  AN-443 Add a Hardware Clook/Calendar to Your IBM PC
	AN-863 Using eston Notes Packed Time Clocks with the Battery Eacked
	Mode Selected/
3-86	AN-894 DP8570A Experiments to Test the Low Battery Bit or Generate a Periodic Interrupt AN-895 Change the Battery on any DP857X Family Member Using Software without Losing
	Time



### **Section 3 Contents**

AN-353 MM58167B Real Time Clock Design Guide	3-3
Clock and Calendar Functions	3-20
AN-365 The MM58274C Adds Reliable Real-Time Keeping to Any Microprocessor System	3-29
AN-588 Calibration of the DP8570A Family	3-45
AN-589 DP8570A Timer Clock Peripheral Test Mode and Test Considerations	3-50
AN-595 Flexible Timers on the DP8570A and DP8571A	3-54
AB-43 Typical DP8570A Interface to the IBM PC/XT for the Purpose of Engineering	
Evaluation	3-60
AN-443 Add a Hardware Clock/Calendar to Your IBM PC	3-62
AN-893 Using External Oscillators for the DP857X Real Time Clocks with the Battery Backed	
Mode Selected	3-83
AN-894 DP8570A Experiments to Test the Low Battery Bit or Generate a Periodic Interrupt	3-86
AN-895 Change the Battery on any DP857X Family Member Using Software without Losing	
Time	3-95

## MM58167B Real Time Clock Design Guide

National Semiconductor
Application Note 353
Milt Schwartz



The MM58167B is a real-time 24-hour format clock with input/output structure and control lines that facilitate interfacing to microprocessors, it provides a reliable source of calendar data from milliseconds through months, as well as 6 bytes plus 2 nibbles of RAM, which are available to the user if the alarm (compare) interrupt is not used. The MM58167B features low power consumption (typically 4.5 microamperes at 3-volt supply) during battery backed mode, flexible interrupt structure (alarm and repetitive), and a fast internal update rate (1 kHz). Systems utilizing this device include, personal computers, process control, security, and data acquisition.

This application note covers hardware interface to microprocessors, clock interrupts, oscillator operation, accuracy, calibration techniques, software, and battery back-up considerations.

### **Hardware Description Overview**


**1.0** Figure 1 is a functional block diagram of the MM58167B. It can be subdivided into the following sections:

#### 1.1 Oscillator sulfa altra abser remuos ev

The oscillator consists of an internal inverter to which the user connects a 32.768 kHz crystal, bias resistor and capacitors, to form a Pierce parallel resonant circuit.

#### 1.2 Prescaler 101 behivong ens MAR to sel

The prescaler divides the 32.768 kHz oscillator down to 1 kHz using pulse swallowing techniques. The 1 kHz pulse rate is the incrementing signal for the timekeeping counters.



### Hardware Description Overview (Continued)

#### 1.3 Timekeeping Counters

The timekeeping section consists of a 14-stage BCD counter, each stage having read/write capability. The counters keep time in a 24-hour format. *Figure 6* shows the counter detail of calendar-date-time format.

#### 1.4 Rollover Status

A rollover status bit (read only) informs the user that invalid data may have been read, due to the counters being incremented during a counter read or between successive counter reads. This situation occurs because the counters are clocked asynchronously with respect to the microprocessor.

#### 1.5 RAM

14 nibbles of RAM are provided for alarm (compare) interrupt or general storage. The nibbles are packed 2 per address except for 2 locations, address 08 and 0D (HEX). The nibble at address 08 appears in the high order 4 bits, while the nibble at address 0D appears in the low order 4 bits. See memory map Figure 2 for details.

Address In HEX	D7 D6 D5 D4	D3 D2 D1 D0
8	Milliseconds	No RAM Exists
9	Tenths of Seconds	Hundredths of Seconds
Α	Tens of Seconds	Units of Seconds
В	Tens of Minutes	Units of Minutes
С	Tens of Hours	Units of Hours
D	No RAM Exists	Day of Week
E	Tens Day of Month	Units Day of Month
F	Tens of Months	Units of Months

FIGURE 2. RAM Memory Map

#### 1.6 Comparator

A 46-bit comparator compares values in RAM against the counters to provide an alarm (compare) interrupt. When a compare occurs, the main interrupt will be activated if the D0 bit of the interrupt control register was set. The standby interrupt will be activated if a "1" was written to address 16 hex.

#### 1.7 Interrupt Hardware

Interrupt hardware consists of two interrupt outputs. The main interrupt and the standby interrupt. The main interrupt is an active high push-pull output. The standby interrupt is an active low open drain output. For the main interrupt, an 8-bit control register allows the user to select from 1 to 7 interrupt rates, as well as an alarm. An 8-bit status register informs the user which of the 8 interrupts occurred. A one-bit control register enables/disables the standby interrupt. The standby interrupt is activated only for the alarm condition. A 46-bit comparator matches the timekeeping counters against RAM for the alarm interrupt.

#### 1.8 Input/Output and Control Lines

The input/output structure consists of a 5-bit address bus and 8-bit bidirectional data bus. The control lines are chip select, power down, read and write. In addition, a ready output is provided for those microprocessors that have wait-state capability and meet the timing reguirements of the ready signal. The power down input acts as a chip select of opposite polarity. It differs from the chip select in that it will TRI-STATE® the main interrupt output while the chip select does not TRI-STATE the interrupt. The power down input is intended to facilitate deselecting the chip for battery backed operation. Chip select, read and write are active low controls. The ready output is active low open drain and is caused by chip select and the negative-going-edge of read or write (it is an internal one-shot). If the ready output is not used as a control line when interfacing to a microprocessor, it may be left open circuit.

### **Detail Descriptions**

#### **OSCILLATOR**

Figure 3 represents the internal and external circuitry that comprise the oscillator. The inverter, which is the heart of the oscillator, is designed to consume minimum power. The inverter has a typical gain of 30 at 1 kHz and 4 at 30 kHz. The oscillator input may be driven from an external source. If this is desired, the input should swing rail-to-rail and be approximately a 50% duty cycle. The oscillator output pin is open circuit for this case. The external oscillator circuit may be constructed using a CMOS inverter or N-FET (see Figures 4a and 4b). Referring to Figure 3, the external 20  $\rm M\Omega$  resistor biases the inverter in its active region. The internal feedback resistor may be too large in value to guarantee reliable biasing.

The external series resistor is to protect the crystal from being overdriven and possibly damaged. Manufacturers of these crystals specify maximum power that the crystal can dissipate. It is this rating which determines what value of series resistor should be used. The two external capacitors are effectively in series with each other (from an A.C. viewpoint). This total value comprises the load capacitance (typically 9 to 13 picofarad) specified by the crystal manufacturer at the crystal's oscillating frequency. The rule of thumb in choosing these capacitors is:

1/load capacitance = 1/C1 + 1/C2

C2 is greater than C1 (typically two to four times) C1 is usually trimmed to obtain the 32768 Hertz frequency.

The start-up time of this oscillator may vary from two to seven seconds (empirical observation) and is due to the high "Q" of the crystal. Typical waveform values monitored at the oscillator output are observed to be 3 volts peak to peak riding on a 2.5 volt D.C. level (for V + = 5 volts).

#### **CHOOSING THE CRYSTAL**

The below parameters describe the crystal to be used Parallel Resonant, tuning fork (N cut) or XY Bar

Q > = 35,000

Load Capacitance (CL)

9 to 13 Picofarad

Power Rating

20 Microwatt Max.

Accuracy

User Choice

**Temperature Coefficient** 

**User Choice** 


#### **Detail Descriptions** (Continued)

Q1=32,768 Hz


Reeves-Hoffman 717-243-5929

Tel.#

Mnfg.




**FIGURE 3. Oscillator Circuit and Recommended Connections** 



brough the year 2048. A FIGURE 4a .8402 reey ent riguer

When used with a crystal, the accuracy of the oscillator circuit over voltage and temperature is about +/- 10 PPM. Voltage variations cause about 50% of the inaccuracy and temperature variations account for the other half. This inaccuracy results in an error of about 5 minutes per year. Errors due to external components must be taken into account by the user. If an external oscillator is used, then it determines the accuracy of the clock. The oscillator input pin (pin 10), is a high impedance node that is susceptible to 'noise'. The usual result is the clock gains time at a high rate (on the order of seconds per hour or greater). This noise is usually the result of coupling from pin 9 which is a low order address bit if tied directly to a microprocessor bus. Suggestions to alleviate this condition are:

- 1. Gate pin 9 with chip select.
- 2. Use a slow rise and fall time non inverting buffer such as a CMOS to drive pin 9. If this choice is made, similar CMOS should drive the write and read strobes to avoid timing conflicts.



- 3. Use an external oscillator and drive pin 10 with a low impedance device (CMOS or transistor), leave pin 11 open circuit.
- 4. Connect all oscillator components as close as possible to pins 10 and 11.

#### CALIBRATION

To calibrate the oscillator the following method is suggested. The one second repetitive interrupt is activated. This is done by first connecting the interrupt (pin 13) of the clock to the interrupt of the microprocessor. Next a short program is written that sets bit D2 of the interrupt control register, and then enters a loop that wastes time while awaiting an interrupt. The interrupt service routine only needs to read the interrupt status register, which clears the interrupt, and then returns. The result is a 1 second periodic signal at pin 13.

The flow chart of Figure 5 is an example of the detail steps. A time event meter is used to measure the time interval between successive positive going edges of the interrupt output while adjusting the variable capacitor C1. This period will be 1 second when the oscillator is at 32,768 Hertz.

### **Detail Descriptions (Continued)**




FIGURE 5. Flow Chart for Calibration
Using the 1 Hz Repetitive Interrupt

If the 32,768 Hertz is to be measured directly, then a HI impedance LO capacitance amplifier or comparator or CMOS gate should be connected to the oscillator output pin to prevent the measuring instrument from offsetting the frequency of the oscillator. This addition is permanently a part of the oscillator circuit and must be battery backed if the clock is battery backed. The reason for battery backing this buffer is to ensure that its input impedance does not change during the power down operation which could result in the oscillator stopping or being offset in frequency.

#### PRESCALER OPERATION

The 32,768 Hertz signal is divided to an even 32,000 Hertz using pulse swallowing techniques. This is accomplished by

dropping three pulses every 128 counts of the 32,768 Hertz signal. The resulting 32 kHz is then divided to produce 1 kHz which is the internal incrementer for the rest of the timekeeper. This 1 kHz waveform is nonmonotonic with respect to individual periods. As a result, there are 750 short and 250 long periods within a one second interval.

The short period is 1/1024 seconds, and the long period is [1/1024 +3/32768] seconds. As a result, the milliseconds, hundredths and tenths of seconds "jitter". The inaccuracy on an individual period basis is about 91 microseconds. The period and number of clock edges are correct over one second within the accuracy of the crystal oscillator. The ten thousandths of seconds counter referred to in the data sheet counts milliseconds. The 1 second and slower signals are jitter free. Refer to Figure 6 for counter block diagram.

#### **TIMEKEEPING COUNTERS**


The timekeeping counters are intended to work with valid BCD values. In general, if illegal codes are entered then no guarantee is given for recovery. As shown in Figure 6, the timekeeping stages are arranged as a ripple counter. The month, day of month, and day of week counters count 1 through N. The milliseconds through hours counters count 0 through N. The rollover of a counter stage increments the next higher order counter. This rollover takes place when the highest allowed value plus one is decoded. For example, in a 30-day month, the day of month counter would decode the value 31, reset to one and increment the month counter. If the highest allowed value plus one is written to a counter, the counter will reset when the write is removed and "may" increment the next higher order counter.


For example, if February 29 is written to the clock, the read back will be a "1" in the day of month counter and the month may read "3". However, for leap year use, February 31 may be written. If this is done on Mar 1 at 0 (hours through milliseconds), then the clock will read March 1 after 24 hours. In this way, the value Feb 31 could be used as an indication that the date is really Feb 29. Refer to Figures 7A 7B, and 7C for flowcharts of a program and alarm interrupt bit map that take leap year into account. Note that the software implemented leap year counter is accurate at least through the year 2048. For a perpetual calendar, a more sophisticated algorithm would be needed.


ed. T done done in writte done done milen inter 1 cetur A the between

Gate pin 9 with chip select.

Use a slow rise and fall time non inverting buffer such as a CMOS to drive pin 8. If this choice is made, similar CMOS should drive the write and read strobes to avoid funing conflicts.







enagmon eyewis" area (085) oboo FIGURE 7B. Leap Year Flow Chart and Hardware

FIGURE 8. Typical Curve of I vs V of Standby Interrupt

nterruptnotions uning wn), the main interrupt	Address						DATA to describe to the legal of the information and the informati								
					is H	-do 1	Hi Ni	bble	IT (xed 0 Lo Nibble rotainer						
	ob 4 wo	3	ned 2 best	ery pac	0	7	6	5	4	3	2	nt eqt g	0		
Milliseconds	0	1	0	0	0	0	0	0	0	No RAM Exists					
Hundredths and Tenths of Seconds	0	1	0	0	1	0	0	0	0	0	0	0	0		
Seconds	0	1	0	1	0	0	0	0	0	0	0	0	0		
Minutes	0	1	0	1	1	0	0	0	0	0	0	0	0		
Hours	0	1	100	0	0	0	0	0	0	0	0	0	0		
Day of Week	0	1	1	0	1	No RAM Exists			1	1	X	X			
Day of Month	0	1	1	1 0	0	0	0	0	0	0	0	0	1		

FIGURE 7C. Clock RAM Bit Map For Alarm Interrupt on March 1@ 0 Hrs

Months

#### **INTERRUPTS**

The MM58167B has two interrupt output pins. The main interrupt (pin 13) is active "high", and is active when the power down pin is "high". When power down (pin 23) is low, the main interrupt output is TRI-STATE. The second interrupt is the "standby interrupt" and is an active low open drain requiring a pull up resistor to VDD. This interrupt is always powered. Refer to Figure 8 for typical sink current versus voltage out characteristics. Separate control bits exist for the two interrupts. The main interrupt offers two modes of operation which may be combined. Mode 1 is the interactive repetitive interrupt. For this case, a logic 1 is written to one or more bits in the control register (address 11 hex) from D1 through D7, a logic 0 is written into the D0 position. Refer to Figure 9 for bit configuration of the interrupt control and status registers.




FIGURE 8. Typical Curve of I vs V of Standby Interrupt


As a result, the clock chip provides an interactive repetitive interrupt, that occurs when the selected counter rolls over. That is, the user must clear the interrupt so the next one can be recognized. This is done by reading the interrupt status register (address 10 hex). This read results in the user obtaining the interrupt status (which interrupt occurred) and

the clearing of the interrupt output as well as the status register. It is the positive-going-edge of the read strobe which causes the preceding. This clearing action precludes polling the status register. For precision timing, the positive-going-edge of the repetitive interrupt should be used as a trigger. The one-per-second through one-per-month repetitive interrupts will be as accurate as the setting of the crystal oscillator. The ten-per-second interrupt will be accurate to about 91 microseconds. Refer to prescaler description for more detail.

The second mode of main interrupt is the "compare" or "alarm". In this case, a specific value is entered in the RAM of the clock. When the time keeping counter(s) match that value, the interrupt becomes active. Refer to Figure 11 for a typical example. Figures 9 and 10 show internal interrupt logic and waveforms. In addition to a specific one time interrupt (alarm), a repetitive interrupt can be achieved by reprogramming the selected RAM location with a future event value. The rule of thumb for an "alarm" interrupt is: All nibbles of higher order than specified are set to C hex (always compare). All nibbles lower than specified are set to "zero".


A programming example of the fastest interrupt rate obtainable (500 per second) is given in *Figure 12*. This program written in NSC800™ code (Z80) sets "always compare" conditions (CC hex) in RAM locations 9 through C, E and F. RAM location D which corresponds to the day of the week counter (a single digit), is set to 0. RAM location 8 is set to 0. When the first interrupt occurs, the service routine reads the status register and sets the value 2 into RAM location 8. At succeeding interrupts, the values 4, 6, 8 are set into location 8 and the sequence repeats.

If an interrupt is activated and the interrupt occurs during battery backed operation (power down), the main interrupt output will be active high when system power returns.



3-10





Function			Address			A, (MIM) A, I			DA	TA	32 4088 3E 01			
				COMPARE	TES;	Hi Nibble				Lo Nibble				
	4	3	2	1	0	7	6	5	411	3	2	9	10440	
Milliseconds	0	1	0	0	ONTER	0	0	0	0		No RAM Exists			
Hundredths and Tenths of Seconds	0	1	O NAM	TAR O MAH	T SEY EL	0	RAM, TEST		O UNI	0	0	0	0	
Seconds	0	1	0	1	0	0	es dio est	MR O	OHAR	0	0	0	0	
Minutes	0	1	0	1	1	0	0	1	0	0	0	1	0	
Hours	0	1	1	0	0	0	0 ноок	0.0	- 1	0	0	0	0	
Day of Week	0	1	1 382	MAI O MAI	n 2011;		No RAM	1 Exists	g.z	1	1 88	X	· 00 X	
Day of Month	0	1	1	18=3	0	1	1	X	X	1	1	X	X 05*	
Months	0	1	1	1	1	1	1	X	X	1	1'21	X	X	

FIGURE 11. Ram Mapping for Alarm Interrupt at 10:22:00 Every Day

FIGURE 12. NSC800 Assembly Code for 500 Hz Interrupt

32 4088

NAME ('I500Hz')

```
TITLE 58167 500HZ REPETITIVE INTERRUPT (10/13/83)
                ;THIS PROGRAM IS FOR USE WITH THE 58167 POWER DOWN BOARD
                ;INTERFACED TO THE NSC888 BOARD. CODE IS NSC800.
                A 500HZ SIGNAL IS GENERATED AT THE INTERRUPT PIN (13).
                THIS SIGNAL IS GENERATED USING THE COMPARE INTERRUPT
                :AND UPDATING THE ''RAM'' FOR THE NEXT INTERRUPT
                                      ORG 0800H
4092
                              RESET EQU 04092H
                              CONT EQU 04091H
4091
                                    EQU 04090H MATERIAL ZUTATE
4090
                              STAT
408F
                              MON
                                    EQU 0408FH
                                    EQU 0408EH
408E
                              DOM
408D
                              DOW
                                    EQU 0408DH
408C
                              HRS
                                    EQU 0408CH
408B
                              MIN
                                    EQU 0408BH
408A
                              SEC
                                    EQU 0408AH
                                    EQU 04089H
4089
                              HT
                                    EQU 04088H
                              MIL
4088
                              VEC1 EQU O101CH
1010
                              VEC2 EQU 0101DH
101D
0800
        3E 00
                              INIT:
                                      LD
                                               A,0
                                                               ;SET UP INTRPT FOR NSC888
08021
        32 1010
                                      LD
                                               (VEC1),A
0805
        3E 09
                                      LD
                                               A,009H
08071
        32 101D
                                               (VEC2),A
                                      LD
080A
                                      LD
       3E 08
                                               A.8
08001
       D3 BB
                                      OUT
                                               (OBBH) . A
080E'
       31 1FFF
                                      LD
                                               SP.O1FFFH
                                                               ;INIT STACK POINTER
0811'
        3E FF
                                      LD
                                               A,OFFH
                                                               RESET ALL CLOCK COUNTERS
0813'
        32 4092
                                      LD
                                               (Reset),A
0816'
        3E 00
                                      LD
                                               A,0
0818'
        32 4091
                                      LD
                                               (CONT),A
                                                               ;CLEAR INTRPT CONTROL
081B'
        3A 4090
                                      LD
                                               A, (STAT)
                                                               ;CLEAR ANY PENDING INTRPT
                                                               SET RAM FOR INTRPT
081E'
        3E CC
                                      LD
                                              A, OCCH
0820'
                                               (MON),A
        32 408F
                                      LD
                                               (DOM),A
08231
        32 408E
                                      LD
                                               (DOW),A
0826
        32 408D
                                      LD
08291
        32 4080
                                      LD
                                               (HRS),A
0820'
       32 408B
                                      LD
                                               (MIN),A
082F'
       32 408A
                                      LD
                                               (SEC),A
08321
        32 4089
                                      LD
                                               (HT),A
08351
       3E 00
                                      LD
                                               A,0
08371
        32 4088
                                      LD
                                               (MIL),A
083A'
       3E 01
                                      LD
                                               A.1
083C'
                                              (CONT), A
                                                                ;SET COMPARE INTRPT
                                      LD
        32 4091
083E'
                                      EI
       FB
08401
       00
                              NOP:
                                      NOP
0841'
       C3 0840
                                      JP
                                              NOP
                                                               ;WASTE TIME AWAITING
                                                               ;INTERRUPT
                               ;INTERRUPT SERVICE ROUTINE GETS THE VALUE IN THE
                               MILLISECOND RAM, TEST FOR 8. IF YES THEN SET RAM
                               EQUAL TO O, CLEAR INTERRUPT AND RETURN.
                              ; IF NO, ADD 2 TO RAM MILLISECOND,
                               CLEAR INTERRUPT AND RETURN.
                               : ''REMEMBER'' RAM MILLISECONDS IS ''HIGH'' ORDER NIBBLE
                               ;ONLY
                                      ORG 0900H
                                     A, (MIL)
0900'
        3A 4088
                              LD
                                                               GET RAM MILLSEC
                              AND
                                      OFOH
09031
       E6 FO
                                                               ;MASK
09051
       FE 80
                              CP
                                      080H
                                                               :? RAM=8
09071
        CA 0912'
                              JP
                                       Z.ZERO
090A
       C6 20
                              ADD
                                      HOSO. A
09001
       32 4088
                              T<sub>1</sub>D
                                       (MIL),A
090F'
       C3 0917'
                              JP
                                      RETRNOY to Aquiverni mesiA not gologisti mesi. 11 380013
0912'
       3E 00
                      ZERO:
                              LD
                                       A,0
0914'
       32 4088
                              LD
                                       (MIL),A
0917'
       3A 4090
                       RETRN: LD
                                      A, (STAT)
                                                               ;CLEAR INTRPT
091A'
       FB
                              EI
091B'
       C9
                              RET
```

FIGURE 12. NSC800 Assembly Code for 500 Hz Interrupt

#### STANDBY INTERRUPT

A "1" written to address 16 hex enables the standby interrupt and a "0" disables it. This interrupt also becomes active when a match exists between time keeping counter(s) and a value written into RAM. The standby interrupt can be cleared as soon as it is recognized. The user should ensure that a delay of one millisecond or greater exists prior to reenabling the standby interrupt. This delay is necessary because of the internal signal level which causes the interrupt. If this delay does not occur, then the standby interrupt becomes reactivated until the internal latched compare goes away, which occurs at the next 1 kHz clock. Figure 10 illustrates interrupt timing.

#### RAM


RAM is organized as shown in Figure 2. There are 4 bits of RAM for each BCD counter. The RAM may be used as general purpose or for an alarm interrupt. It is possible under certain conditions to perform the compare interrupt and use selected bits of the RAM for general purpose storage. Any RAM position that is set for the 'always compare' condition allows the user to manipulate the 2 LO order bits in each nibble. However, the 2 high order bits in each nibble position must be maintained as logic 1'S. For example, the user may have an alarm interrupt that does not use the day of the week as a condition for interrupt. Therefore the 2 low order bits might be used as a 4 state software counter to keep track of leap year. Reading and writing the RAM is the same as any standard RAM.

#### HARDWARE INTERFACE CONSIDERATIONS


There are four basic methods of interfacing the MM58167B to a microprocessor. They are memory mapped, microproc-

essor ports (for single chip microprocessors like the 8048), peripheral adapter, and separate latches. The advantage of memory mapped interface is use of all memory reference instructions. The disadvantages are the processor may need to be "wait-stated" and the environment is noisier with respect to the crystal oscillator. Refer to Figure 13 for typical bus interface.

Microprocessors that have separate ports (16 are sufficient) offer the capability to interface directly without "wait-stating", or additional device count. Eight of the port bits (data) need to be bidirectional for this interface. Figure 14 indicates port interface. Programmable peripheral interface devices such as the 8255A or NSC810 afford the user the advantage of timing control by data bit manipulation, as well as a less noisy environment with respect to the oscillator circuit. Figure 15 depicts the 8255A and NSC810 interface. External latches may be used in place of the programmable peripheral interface device. This results in higher package count but easier troubleshooting. Also, the latches do not have to be manipulated through a control register. Figure 16 illustrates the external latch approach. For the peripheral approaches, address, data, chip select, read and write strobes are manipulated by controlling the data bus bits via program execution. The peripheral interface approach facilitates calibration of the oscillator because the chip select, read strobe, and address lines can be set to steady state logic levels. Refer to calibration techniques for more detail.



svantages are the processor may



TL/F/5727-16 notellions entrol foregreen him FIGURE 14. MM58167B Interfaced to Single Chip Microcomputer




FIGURE 15. MM58167B Interfaced to µP Through Peripheral Adapter




FIGURE 16. MM58167B Interfaced to  $\mu p$  Using TRI-STATE Latches


TL/F/5727-18

TL/F/5727-17

#### POWER DOWN/BATTERY BACKED CONSIDERATIONS

Battery back up of the clock may be considered by the user to maintain time during power failure, provide a "wake-up" alarm, save the time that power failure occurred, calculate how long power failure lasted. The first step in providing a battery backed system is to isolate the system supply from the battery. This is to ensure that the battery is not discharged by the system supply when power failure occurs. Figure 17 shows two techniques to achieve isolation. Figure 17A is implemented using diodes to isolate. In one case a Schottky diode is used to guarantee minimum voltage drop loss, while in the other case an adjustable voltage regulator (LM317) is used from a higher voltage and regulated to about 5.7 volts. A 1N914 diode in series with the regulator achieves the 5 volts for the clock. The Schottky diode has a drop of about 0.3 volts. Thus the V+ of the clock is typically at 4.7 volts. The user must be cautious about input signals not exceeding the 4.7 volt V+, since the clock is a CMOS device. This situation could arise if the devices driving the inputs of the clock were CMOS and received power from the 5 volt system supply. Figure 17B makes use of the low

saturation of a PNP transistor (0.1 volt) to take care of the above situation. The NPN transistor is used to achieve isolation. The zener diode ensures that the circuit stops conducting and appears open circuit before the battery switches in. Some basic considerations must be adhered to in a power down situation where the real time clock is battey backed. One is to ensure no spurious write strobes accompanied by a chip select occur during power down or power up. Another is to guarantee the system is stable when selecting/deselecting the clock. Also, any legitimate write-in-progress should be completed. To accomplish this, hardware is implemented such that early power failure is detected (usually a comparator detects DC failure, a retriggerable one-shot detects AC failure) See Figures 18 and 19. At this point the clock chip is deselected. The worst case is the power fails faster than the detection circuit can cause deselection. When power returns, the hardware detects power on, but the system must be stable before communication is allowed with the real-time-clock.



TL/F/5727-21

FIGURE 18. Sensing D.C. Failure Using a Comparator




FIGURE 19. Sensing AC Line Failure Using Retriggerable One Shot

The 5-volt system supply rise and fall time characteristics during power turn on and power failure must be known. Care should be taken to allow a legitimate write in progress to be completed. This is necessary because a "short write" could cause erroneous data to be entered to the clock. If the clock is used as a "read only" device (except for initialization of calendar and time), the circuitry to allow a write in progress to be completed does not have to be considered. For this situation, a switch in series with the write strobe could be implemented such that the write line to the clock is "tied high" after initialization.

To sense system DC power failure a comparator and voltage reference may be used. Figure 20, detail 1, shows the comparator and voltage reference configured such that the comparator output is "low" when 5-volt system power is greater than 4.6 volts. If possible, the power fail trip point should be referenced to a lightly loaded (fast collapse) DC supply, preferably higher than the 5-volt system. This would allow early sense of power failure. When using comparators, the output may oscillate as the trip point is approached. The oscillation is caused by noise on the DC line appearing at the input to the comparator when at or near the trip voltage. The cleaner the supply, the less chance of oscillation. In all cases, hysteresis should be used to minimize oscillations. Note that the 20 kohm pull-up resistor is connected to the battery backed node, while the LM139 V+ pin is connected to the 5-volt system supply. Used this way, the comparator does not draw any current except leakage from the battery and the output remains high during power down.

To sense AC failure, a retriggerable one-shot may be used. The RC time out may be adjusted to allow for one or more cycles of 60 Hertz to be missed. Using this approach, the Q output of the one-shot is always high while 60 Hertz is present. When a cycle is missed the one-shot times out and Q


goes low. Figure 19 shows AC sensing. This technique could cause a spurious deselect of the clock if a "glitch" occurs on the AC line resulting in a missed cycle.

For this application, the circuit shown in *Figure 20* was implemented. The MM58167B was interfaced to the NSC800 in memory mapped locations. A demo program was written to exercise the clock, and display time, date and calendar. Power was switched on and off at irregular intervals, to test the battery backed circuitry. The results were that the clock kept correct time. Battery backed current for all circuitry was 10 microamp. For general consideration, this circuitry allows a chip select in progress to be completed.

#### **FUNCTIONAL OPERATION OF FIGURE 22**

Power up sequencing consists of the LM139 (comparator) making a high to low transition when the 5-volt system supply exceeds 4.6 volts. This transition triggers the 0.5 second one-shot causing its output to be low and removes the low reset on the D flip-flop through nand gate J. The output of the 2 microsecond one-shot is "don't care" once the comparator switches from high to low. After 0.5 seconds, the system is assumed to be stable, and the D flip-flop output which was reset is clocked high by the low to high transition of the 0.5 second one-shot. Thus, the clock chip is enabled allowing normal communication with the microprocessor.

The power down sequence consists of the comparator making a low to high transition when the 5-volt supply is less than 4.6 volts. If no chip select is present, the D flip-flop is reset through nand gate J, causing pin 23 of the clock to be low (deselected). If a legitimate chip select was in progress, the reset action through nand gate J would be delayed by the low level of the 2-microsecond one-shot.






FIGURE 20. Detailed Schematic of Power Down Circuitry, and Interface to NSC888 Board

TL/F

A wait state generator was implemented using the chip select as the sensing signal. This was necessary to comply with NSC800 wait state timing. The wait generator provides 2 microseconds of access time, which is more than adequate to meet clock chip timing requirements. Pull-down resistors were added to all clock input pins to guarantee no floating inputs during power down. This ensures that the CMOS clock does not draw excessive current from the battery during power down. A diode isolates 5-volt system from the battery (A 3.4-volt Tadiran nonrechargeable lithium cell was used in this application). The battery is isolated from the 5-volt supply using a circuit comprised of PNP and NPN transistors along with a zener diode. The zener diode value was selected such that the combined voltage drop of the zener and the base emitter of the NPN transistor was greater than the battery voltage. This ensures no current will be drawn from the battery by the 5-volt supply when power failure occurs.

The battery is non rechargeable, but allows up to 10 microamps of charge current without damaging the cell. An LM139 voltage comparator and LM385-2.5 voltage reference were used to sense the 5-volt system supply. The trip point was adjusted such that when the 5-volt supply dropped to 4.6 volts, the comparator switched from low to high. Observation of the comparator output showed oscillation, but caused no malfunction. The duration of the oscillation was about 100 microseconds. Burst noise on the 5-volt supply was about 0.5 volts peak to peak. For the circuitry implemented, the 5-volt supply should fall no faster than 1 volt per millisecond. This rate allows 100 microseconds for deselect to take place while the supply is falling from 4.6 volts to 4.5 volts. Thus, deselect occurs while the system is stable.

#### **Miscellaneous**

#### **TEST MODE**

The test mode applies the oscillator output to the input of the millisecond counter. This affords faster testing of the chip. This mode is intended for factory testing, where a programmable pulse generator is used. A pulse rate of 50 kHz may be used in this mode. The pulse should swing rail to rail and be a square wave. Apply the pulses to the oscillator input pin, leaving the oscillator output pin open circuit. The basic sequence would be to write values to the counters, enter test mode and apply a known number of pulses. Next, read the counters using normal read sequence.

#### GO COMMAND

A write to address 15 hex (data is a "don't care") will clear the seconds through milliseconds counters. If the value in the seconds counter is equal to or greater than 40 when the GO command is executed, then the minute counter will be incremented.

#### RESET COMMAND

Writing the value FF hex to address 12 hex causes the hours through milliseconds counters to be reset to zero. The day of week, day of month, and month counters are set to 1. Writing the value FF hex to address 13 hex causes the RAM to be cleared.

#### **GENERAL TIMING CONSIDERATIONS:**

To guarantee a valid read/write without using the ready output, the following criteria must be met.

#### **Read Operation**

When reading, a deselect time of 500 nanoseconds must occur between counter reads. Read strobe width must not exceed 800 microseconds. The deselect condition is:  $\overline{\text{CS}} = 1$  or  $(\overline{\text{RD}}) \bullet (\overline{\text{WR}}) = 1$ .

- 1. Address setup before RD = 100 ns min
- 2. CS to RD=0 min
- 3. Read strobe width = 950 ns min
- 4. Address hold after read = 50 ns min
- 5. Deselect time = 500 ns min

#### **Write Operation**

- 1. Address set up before WR = 100 ns min
- 2. CS to WR = 0 ns min
- 3. WR and data must be coincident for 950 ns min
- 4. Data hold after WR = 110 ns min
- 5. Address hold after WR = 50 ns min

If the ready output is used to guarantee read write operation, then the following recommendations are made. Referencing the April 1982 data sheet, during a read, the ready line makes its positive transition 100 nanoseconds before data is valid. (Not shown in the data sheet.) The user should not use this signal to latch data into an external latch. If this signal is used to wait state a microprocessor, then a critical examination of the microprocessor timing with respect to when it terminates its wait stated cycle must be made. This examination must also include any set-up time the processor needs prior to reading data. Also, note that the ready output (per the data sheet) negative-going-edge occurs 150 nanoseconds after the read or write strobe has gone low. Check microprocessor timing to ensure that the ready signal would be recognized as a "wait-signal".

It is not advised to perform sequential reading by connecting chip select and read low and cycling through the counters by changing address lines. The reason is that it is possible to cause an internal latch to "flip," the result being an error in timekeeping.

#### SOFTWARE CONSIDERATIONS

#### **Reading the Counters**

A read of one counter plus the rollover status bit or all the counters plus the rollover bit must be done within 800 microseconds. If the rollover status bit is a "1" then a complete read of counter(s) must be performed again. The 800 microsecond value is conservative. If the time between the read of any counter(s) and the rollover status bit exceeds 800 microseconds, then the status bit will always be set. The order of reading must be counter(s) first, then rollover status bit. This is because the positive going edge of the read strobe clears the status bit. Refer to Figure 23. The status bit is enabled for a period of 150 microsecond maximum at a rate of 1 kHz. If during this 150 microsecond period a counter(s) read occurs, the status bit will be set. This is true no matter how often the rollover status is read during that time period. Each rollover status read resets the status bit, but any counter read within the 150 microsecond period will set the rollover status bit. If the counters are read after a repetitive interrupt, then allow 150 microseconds (conservative) from the sense of the interrupt to the read of the counters (ripple delay time) and the data will be valid. If the counters are read after a compare interrupt, the read can occur immediately and will be valid.

#### Writing the Counters AATTGAARA

The counters may be written to in any order, because the write overrides the internal increment. If it is desired to write all the counters without increments occurring in between writes, then the complete write operation must be performed within 800 microseconds. As long as valid BCD values (with respect to the specific counter) are written, no other counter is affected by the write. In general, writing the high order to low order counters is the conservative approach. This method is less susceptible to increments between writes for cases where the writing takes greater than 800 microseconds. For initialization of time, if the "GO" command is issued prior to any write, then 10 milliseconds are available to write from months through tenths and hundredths of seconds without any effect due to internal incrementing.


#### BIBLIOGRAPHY namelomi vase griwolls, VS.S as wol as age

MM58167B Microprocessor Real Time Clock Data Sheet April 1982.

"Crystal Oscillator Design And Temperature Compensation" By Marvin E. Frerking.

National Semiconductor Application Note AN-313 D.C. Electrical Characterization Of High Speed CMOS Logic.

LM-139 Quad Voltage Comparator Data Sheet.



# The MM58174A Real Time Clock in a Battery BackedUp Design Provides Reliable Clock and Calendar Functions

#### National Semiconductor Application Note 359 Steve Munich



#### INTRODUCTION mit to noticellation of inforcesconder 000

National Semiconductor's MM58174A microprocessor real time clock is a reliable and economical solution to adding clock and calendar timekeeping to any system. This metalgate CMOS circuit (Figure 1) will operate with a supply voltage as low as 2.2V, allowing easy implementation of battery back-up circuitry to maintain timekeeping year after year, even when the system's main supply fails. The MM58174A has counters for months, day of month, day of week, hours, minutes, seconds and tenths of seconds, as well as a register for automatic leap year calculations. Also included are periodic and single interrupt capabilities at 0.5, 5 and 60 second intervals.

This application note will describe how to interface the MM58174A to microprocessors with battery backed-up circuitry. Included will be a functional circuit description, trouble-shooting hints, crystal oscillator adjustment and supplier information. Please refer to the data sheet for AC and DC electrical specifications and timing diagrams.

#### **DESCRIPTION OF FEATURES**

#### Reading and Writing the Time

The MM58174A has BCD counters for tenths of seconds through months, which are accessed by a 4-bit address as

shown in Table I. Months through minutes registers can be read and written to. Tens of seconds, units of seconds and tenths of seconds registers can only be read and are reset to zero when counting is enabled by the start/stop flip-flop. When properly addressed, a nibble of data appears on the data pins DB0–DB3 when a read occurs, and data is accepted on these pins during a write. Any unused data pins will be ignored during a write operation (e.g., days of week uses only DB2 through DB0). To insure proper counter incrementation and accessing, all timing specifications must be observed. It is particularly important that the RD strobe width be less than 15  $\mu s$  for the highest timekeeping accuracy, but never greater than 15 ms.

Address 13 is a write only leap year status register. Writing a "1" to DB3 at this address will cause the time 02/28 23:59 59.9 to roll over to 02/29 00:00 00.0 in one-tenth of a second. If a "1" is instead written to any other data bit, the roll-over will go to 03/01 00:00 00.0 and the leap year will occur as shown in Table II.




FIGURE 1. Block Diagram

TL/F/6169-1

TABLE I. Address Decoding for Internal Registers


Selected Counter	0010-	Addre AD2			Mode
Test Only	0	0	0	0	Write Only
1 Tenths of Seconds	0	0	0	1	Read Only
2 Units of Seconds	0	0	ov pre	0	Read Only
3 Tens of Seconds	0	0	1	1	Read Only
4 Units of Minutes	0	1-	0	0	Read or Write
5 Tens of Minutes	0	1 1	0	arti1to	Read or Write
6 Units of Hours	0	00101	a 1	0	Read or Write
7 Tens of Hours	0	oilsu	ert.	outtry	Read or Write
8 Units of Days	ev <b>1</b> og	10	000	00	Read or Write
9 Tens of Days	970 <b>1</b> 90	0110	0	Vac	Read or Write
10 Day of Week	d tejuo	0	189 0	0	Read or Write
11 Units of Months	11/2	0	97709	01122	Read or Write
12 Tens of Months	109	oiru	0	0	Read or Write
13 Years	1	1	0	Pinish	Write Only
14 Stop/Start	1	1	1	0	Write Only
15 Interrupt	10	holio.	10	ed to	Read or Write

**TABLE II. Years Status Register** 

VO.8 of resol Mod	e: Addres	s 13, Writ	e Mode	
and the next sec-	DB3	DB2	DB1	DB0
Leap Year	voq 14 ngia	don on de	smooni en	ion or me
Leap Year-1	0	1	OARd	14.0
Leap Year-2	0	and Out w	orte 1 bris	0
Leap Year-3	10 0 10	oprosess	aim O of A	NMB8174

#### Detecting Changed Data in Isrardonag a as ramit ONMAR

It is possible that during a sequential read of months through tenths of seconds a roll-over may occur. If the time at the start of the read is 23:59 59.5 and it rolls over to the time 00:00 00.0, the microprocessor could read back 23:50 00.00 or 23:00 00.0, etc. Wrong data could also be stored in the clock if the clock is running and is updated during a write (the start/stop flip-flop discussed in the next paragraph will help avoid invalid writes). The MM58174A has a datachanged flip-flop which indicates that a tenths of seconds roll-over has occurred. This flip-flop sets all the data lines high each time the tenths of seconds counter is updated. The "F" on the data lines is then cleared by the next low-tohigh transition of any read strobe. In a sequential read of the counters, the tenths of seconds counter may change while the read strobe is low, but an "F" may never be seen before the read strobe comes high. Thus, the "F" may not be detected, although the experimental probability of this occurrence is approximately one in ten thousand reads, in the worst-case. It is essential to restart the whole sequence of reads, beginning from the tens of months register whenever an "F" is encountered on the data lines. A better procedure. outlined in the flowchart of Figure 2, would be to always begin each sequence of reads with the tenths of seconds register and end with this register. If comparing the two values read from this register shows them to be equal, the read is valid. If the compare yields two different values, repeat the same sequence of reads until the same value is read from the tenths of seconds register at the beginning and end of the sequence. It is advisable to use a machine code clock reading routine, or else the time to execute machineinterpreted code may be longer than one-tenth of a second, invalidating all sequential reads.



TL/F/6169-

Powering Down and Up

#### FIGURE 2. Flowchart to Detect Changed Data

#### **Clock Accuracy**

Two important factors affect the accuracy of the MM58174A. Any internal counter can jitter by  $-30.5~\mu\text{s},$  meaning that the true count can be late by this amount. Also, whenever the clock is restarted (see next section), instead of holding a "0" in the tenths of seconds position for one-tenth of a second, the clock immediately jumps to a "1". So each time the clock is restarted, one-tenth of a second is lost. Accuracy would be maintained if the clock is restarted 0.1 second after the time reference's minutes change.

#### Starting and Stopping the Clock

Table I shows that address 14 accesses the start/stop flipflop, A "1" on DB0 will start the clock, Writing a "0" to DB0 will stop it. This flip-flop is used for precise starting and stopping of the clock. It also prevents writing invalid data during a clock roll-over, as mentioned in the last paragraph. Before any sequence of writes, stop the clock. Restart it after the last write is completed.

#### Interrupts

The interrupt counter is controlled internally by three sequential flip-flops. By sending a sequence of read strobes to these flip-flops, the interrupt counter can be cleared or enabled. Initialization is necessary at power-up because these flip-flops can come up in any state. It is also necessary to re-initialize if an interrupt is not serviced within 16.6 ms. To initialize interrupts on the MM58174A, first write a "0" on the data lines at address 15, then read that address three times. The first read will clear any interrupts set. The second read insures that the counter is reset and the third read enables interrupts. Be sure to disable the microprocessor from accepting interrupts before initialization, because the act of writing "0" to address 15 may cause an interrupt.

Table III indicates which values turn on the 0.5. 5 and 60 second periodic or single interrupts. These values are written at address 15, as shown in Table I. To set a particular interrupt, a write need only occur once. Whenever an interrupt occurs, the signal at pin 13 falls from high to low.

TABLE III. Interrupt Selection and Status

Mode: Address 1	5, Read	or Write	e Mode	eng.
Function	DB3	DB2	DB1	DBO
No Interrupt	X	0	0	0
Int. at 60 Sec. Interval†	*	1	0	0
Int. at 5.0 Sec. Interval†	*	0	1	0
Int. at 0.5 Sec. Interval†	/* CHI	0	9A 0 00	1

\*0 for single interrupt (write), 1 for periodic interrupt (write).

X = Don't care (read)

†Add 16.6 ms to each time interval

To service the interrupt, read address 15 three times. This causes the interrupt output on pin 13 to return high and restarts the interrupt timer if periodic interrupts have been selected. The interrupt register may be read to see which interrupts have been set, but the MM58174A has no status bit indicating that the clock has sent out an interrupt. A version prior to the MM58174A had interrupt acknowledgement capability (the MM58174), so be sure to match data sheets with the correct parts. One final note about interrupts: they are not intended to be generated when the chip is in the sleep mode (see next paragraph). The MM58174A must be running with at least a 4V supply for interrupts to function.

#### **Powering Down and Up**

When the supply to pin 16 falls below 5V, timing becomes much more critical because propagation delays increase with a lowering of the power supply voltage. Note that the data sheet has timing specifications for 5V, and although

the part is fully operational down to 4V, your design may not tolerate it. When the supply falls below 4V but stays above 2.2V, the MM58174A is in the sleep mode and only microamps are drawn from the battery. In this mode, the chip is not accessible by reading or writing, but time is being maintained.

On power-up from zero volts V<sub>CC</sub>, one must make sure the chip is not in the test mode. This is done by writing a "0" to DB3 at address 0. It is advisable to do this even when coming out of the sleep mode. The test mode is mainly for production testing of the circuit.

There are several things to consider when designing the power-down circuitry. The basic functional requirements are to disable the chips before full power loss or malfunction, and to wait for Vcc to stabilize before enabling the chip on power-up. A desirable feature would be to allow the read or write in progress to complete. Figures 3 and 4 include a typical power-down circuit which achieves these goals. In general, avoid using TTL since it is not rated below 4.5V. The power-down circuitry's signals to the MM58174A must not be allowed to deviate more than a diode drop above the clock's supply or below ground in order to avoid triggering SCR latch-up. Finally, be sure to use a PNP switch instead of a diode to disconnect the power supply from the battery. This will allow the MM58174A to see a Voc closer to 5.0V coming from the main supply rather than 4.3V, enhancing timing requirements. See Figures 3 and 4 and the next section for more information on design of power-down circuitry.

#### **DESIGN IDEAS**


Figures 3 and 4 show two possible ways of interfacing the MM58174A to a microprocessor; the former with wait stating and the latter eliminating wait states using the NSC810A RAM/IO timer as a peripheral interference adapter.


#### Real Time Clock Interface with Wait States

The design of Figure 3 uses wait states to guarantee that the set-up and hold times of the MM58174A are satisfied. If one can afford to constrict his microprocessor throughput while accessing the MM58174A, this design has the advantages of simplified software and somewhat less expensive hardware. Decreased microprocessor throughput is usually not a consideration in most applications unless the clock is continuously being accessed for a real time display, while at the same time the processor is multiplexing the execution of

The HC688s of Figure 3 are used to fully decode the 4 bits of address space for the real time clock and to generate chip select and wait states. Each time an address between 4080H and 408FH appears on the address lines of the bus. the second of the cascaded HC688s generates a low strobe that allows the power-down circuitry to create a chip select, and also fires an HC123 one-shot configured to drive a 2 us wait state onto the wait line of the microprocessor bus. For wait lines of the opposite polarity, the HC123's Q output could be used. A shift register may also be configured to give the proper access time delay. To some upon a lose moned

from the tertins of seconds register at the beginning and





Power is supplied to the parts from a 5.0V supply which is disconnectable by a PNP switch to a battery. When the main supply is on, the PNP in saturation brings the voltage at node B to about 4.8V. The diode near node B is back-biased to keep the battery from discharging and to protect it from damage by isolating it from 5V. If the main supply were to drift far enough downward, the diode would forward-bias, bringing node B to 0.7V below the battery voltage. Since the clock is now in the sleep mode, the only parts needed to be powered by the battery are the clock and the power-down circuitry. An NPN between the bus connection and the WR pin, as shown Figure 3, will reduce power consumption without inverting the signal into this pin. This is made necessary because both CS and WR pins on the MM58174A have internal pull-ups to V<sub>CC</sub> which cause unnecessary current drain if either input were to become grounded. The NPN switch isolates the WR from ground, while the CS input is held high by the power-down circuitry.

#### **Power-Down Circuitry Operation**

The power-down circuitry of Figures 3 and 4 consists of seven HC00 NAND gates and an LM139 low voltage comparator with an assortment of resistors, diodes and capacitors at the differential input.

With the 5.0V supply on, the assortment of diodes, resistors and capacitors at the comparator's differential input creates a low output. But when the supply is off, the battery pulls this output high through the 20 k $\Omega$  resistor. On power-up, after a short delay by the diodes and capacitors at the inverting input, the LM139's low level output enables a latch made from HC00 NAND gates to allow a chip select from the 'HC688 (Figure 3) or the NSC810A (Figure 4) to flow through to pin 1 ( $\overline{CS}$ ) of the MM58174A.

As power from the 5.0V supply falls below 4.5V, the comparator's output immediately goes high. This threshold voltage is adjustable by the 200 k $\Omega$  potentiometer at the LM139's inverting input. A high output from the comparator to the NAND latch will disable chip selects to the MM58174A.

So as power begins to fail, this circuit will allow reads or writes to the MM58174A to go to completion if the chip is selected before the LM139's output goes high. It is assumed that the MM58174A's  $\overline{\text{CS}}$  pin returns high before the supply falls to 4.0V (the minimum  $V_{\text{CC}}$  to access the chip). The length of the chip select strobe determines the limit of how fast the main power supply can drop from 4.5V to 4.0V. In situations where power failure detection is more critical, it is suggested that the comparator's output be connected to the microprocessor's highest priority interrupt so that the necessary software can be accessed.

This power-down circuitry has the advantage of proper operation in the presence of noise. With a slowly falling power supply in a noisy environment, the comparator's output may oscillate momentarily. This oscillation will have no bearing on the chip select signal to the MM58714A in this circuit because the HC00 latch only allows chip selects when the LM139 output is high, and it also does not alter their length once they begin. When the supply falls low enough to stop the comparator from oscillating, chip selects are locked out. One may consider the time that the comparator bounces as a delay before chip access is completely locked out as the standby mode is entered. If the cessation of comparator oscillation is desired, hysteresis can be added. A diagram of this can be found in the LM139 data sheet.

#### Real Time Clock Interface without Wait States and States Using a PIA

Figure 4 shows the details of a design using the NSC800TM CMOS microprocessor and the NSC810A peripheral interface adapter. This design has the advantages of lower chip count and the absence of wait states. Similar PIAs, such as the INS8255 or the 8155, could be used with some software adaptation. The power-down circuitry is operationally equivalent to that of Figure 3, except that in this design the chip select is created by the PIA. Only the essential connections between the NSC800 and the NSC810A are shown in Figure 4.

The NSC800 is an 8-bit CMOS microprocessor combining the features of the Intel 8085 and the Zilog Z80%. In this application 8085 code is used to manipulate the control strobes and handle interrupts as detailed in *Figures 5* through *9*. The interconnection between the NSC800 and the NSC810A is straightforward, except for the CE connection on the NSC810A. By tying CE to A13 of the NSC800, chip enabling occurs whenever an IN 2X or an OUT 2X instruction is executed, because the same port address appears on NSC800 lines AD0-AD7 as on A8-A16. Using 2X will raise A13 on the NSC800 high, where X represents a specific port address. This method of enabling is entirely optional. For more information on the NSC800 and NSC810A, refer to the NSC800 Microprocessor Family Handbook.

#### Software Description A Mary Rose to IVM

The ports on the NSC810A are specially configured to control the data, address and control lines. The software allows the port signals to fulfill timing requirements. Port C is used to control the  $\overline{\rm WR}$ ,  $\overline{\rm RD}$  and  $\overline{\rm CS}$  lines, port B is used to control the address lines, and port A is used to read and write the data.

The NSC810A is configured into the strobed input mode in the read subroutine in order to get the shortest possible RD strobe. As stated previously, the read strobe must be under 15 μs to guarantee proper counter operation. The RD strobe is fed back to the PC2/STB input of the NSC810A in order to latch in the data from the MM58174A. The read subroutine of Figure 5 begins by setting the port C direction. All bits are set for output, except PC2/STB, which is set for input. Port B is set out and port A is set in. Next, all the control strobes from port C are set high using bit set. Before calling the read routine, the MM58174A address to be accessed was loaded into the NSC800's register B, and it is now sent out on port B. Bit clear is used to lower the CS strobe from PC5. The mode definition register is then written to for selecting the strobed mode of the NSC810A. Bit clear is used to lower the RD strobe from port C, and before it is raised again, a MOV instruction puts control values from port C into the accumulator in the shortest time possible. Using these three instructions, the read strobe is held low for about 5 µs. The rising edge of the RD strobe is fed into PC2/STB to latch the data into port A, and the IN instruction reads the data. Before exiting the read subroutine, the mode definition register of the NSC810A is again accessed to return the PIA's operation to the basic I/O mode. A wait loop may be added to the read subroutine or elsewhere in the code to limit the number of read strobes to less than 10,000 per second. This specification has been added because

strobes. However, there is no need to laten the data in port A, so the basic I/O mode is used. The write subroutine uses the control strobes from port C by beginning with all three strobes high, manipulating  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  low, and finally bringing these port outputs high again. Before calling the write subroutine, the desired address to be accessed is to be stored in the NSC800's register B, and data stored in register A.

that a DI instruction is used to disable interrupts before a "0" is written to address 15. Also included is the code to initialize interrupts on the MM58174A. Figure  $\theta$  shows the interrupt service routine, while Figure  $\theta$  shows a method of time setting by first stopping the clock, then restarting it once the setting is complete.

			;DATA IS RETURNED INTO REG A
READ:	MVI	A, OFBH	;DATA IS RETURNED INTO REG A ;SET PORT C ;DIRECTION ;SET PORT B
3 200000	OUT	026H	;DIRECTION
	MVI	A, OFFH	;SET PORT B
	UUL	UZDI	
	MVI	A, 00H	SET PURT A
			•DIRECTION IN
	MVI	A, 038H	AND DAG DAL . DAG HITAH
	OUT	OZEH	USING BIT SET
	MOV	A, B	;PUT ADDRESS IN A
	OUT	021H	;USING BIT SET;PUT ADDRESS IN A;ADDRESS OUT ON PORT B;BIT CLEAR - PC5
	OUT	OZAH	;CHIP SELECT
	MVI	A, OlH	;CHIP SELECT SELECT STROBED
	OUT	027H	;MODE
	MVI	C. 030H	GET READY
	MVI	A, OlOH	;BIT CLEAR - PC4
			;RD STROBE
	MOV	A, C	;LATCH DATA IN PORT A
	OUT	020EH	;& BRING STROBES HIGH
	TRI	TIOOO	ATT DATA TROW DODE A
	ANI	OFH	;MASK-OUT LOWER BITS
	MOV	C, A	;SAVE DATA
	MVI	A, OOH	RETURN TO
	OUT	027H	;MASK-OUT LOWER BITS ;SAVE DATA ;RETURN TO ;BASIC I/O MODE ;RECOVER DATA
	MOV	A, C	;RECOVER DATA
	RET		

#### FIGURE 5. Read Subroutine

BEFORE CALLING WRITE SUBROUTINE

:STORE 174A ADDRESS IN REG B :AND DATA IN REG A ;SAVE DATA IN REG C WRITE: MOV C, A MVI A, OFBH OUT 026H ;SET PORT C DIRECTION MVI A, OFFH. OUT 022H :SET PORT C HIGH OUT 024H ;SET PORT A DIRECTION OUT OUT 025H SET PORT B DIRECTION OUT MOV A, B :MOVE 174A ADDRESS TO REG A OUT 021H :ADDRESS OUT FROM PORT B MVI A. 020H :CHIP SELECT - BIT CLEAR OUT OZAH :ON PC5 MVI A, O8H ;WRITE STROBE - BIT CLEAR OUT OZAH ON PC3 MOV A, C RECOVER DATA FROM REG C OUT OZOH :DATA GOES OUT MVI A, OFFH :SET PORT C OUT 022H ;HIGH

RET

FIGURE 6. Write Subroutine A. belobs ad nea electate of beniese al notalijoeo

LXI H, VECTOR -; "VECTOR" IS INTERRUPT SERVICE :ROUTINE @ 1016H SHLD 1016H MVI A, 04H SET NSC800'S INTERRUPT CON-TROL REGISTER FOR RSTA OF OWN MOT WAS A WEST TOTAL BOOK OF THE STATE O OUT OBBH ;DISABLE NSC800 INTERRUPTS and to D doin and of a b provide nigod of abnoons no DI MVI A, OOH ;ENABLE INTERRUPTS ON 174A MVI B, OFH CALL WRITE ly altering the frequency. There are CALL READ ing the probe from the oscillator. C part in the test mode by writing a CALL READ frequency of 32,768 kHz. The load capacitance required; CALL READ :ENABLE NSC800 INTERRUPTS EI FIGURE 7. Initialization regrest one vostupos taleyto to eclorio eriT .War 02 VECTOR: MVI B, OFH CHOW and At mig is constinued a vd beto CALL READ low etag eff to constoagso tugni bluoris At CALL READ ososo istot ent fuotuo ent is edoro CALL READ To drive the oscillator from an external clock III onnect the clock to pin 14 (crystal out) and tie pin 15 (cT3Rd in) high, **FIGURE 8. Interrupt Service Routine** STOP CLOCK USING MVI A, OOH MVI B, OEH ;START/STOP FLIP-FLOP CALL WRITE distressed a dily metaya yas of (time setting code) MVI A, OlH MVI B. OEH CALL WRITE

FIGURE 9. Recommended Procedure for Setting Time

#### Oscillator Design

The MM58174A is driven by a standard Pierce oscillator. Figure 10 shows both the internal and external component sizes to be used. For crystals with a power rating of less than 1  $\mu$ W, a 200 k $\Omega$  resistor, in series with the oscillator output, should be used to insure that the crystal is not overdriven. The typical gain for the internal inverter and internal 200 kΩ series resistor is 20 at 1 kHz input frequency and about 5 at 30 kHz. The oscillator may take from two to seven seconds to begin oscillating due to the high Q of the crystal.

#### **Crystal Information**

Choose one of the following crystal types: parallel resonant or tuning fork (NT CUT or XY BAR) with a Q > 35,000 and a frequency of 32,768 kHz. The load capacitance required ranges from 9 pF to 13 pF. The maximum power rating is 20 μW. The choice of crystal accuracy and temperature coefficient are left to the user. Two crystals used in our lab are RCD's #RV-38 and Saronix's #NTF3238C.




FIGURE 10. Crystal Oscillator

#### Oscillator Adjustment and External Drive

A well-tuned oscillator for the MM58174A will have a frequency error of no more than ±10 ppm. This would result in the clock being off by ±5 minutes per year. This is a worstcase number, taking into account such factors as temperature variation (-40°C to +85°C) and supply variation (2.2V to 5.5V). The external oscillator components can also contribute to error and this should be taken into account by the user.

Adjusting the trimmer capacitor at pin 15 will minimize the oscillator error. But simply putting a scope probe on the crystal will load the oscillator with at least 10 pF, significantly altering the frequency. There are two good ways of isolating the probe from the oscillator. One method is to put the part in the test mode by writing a "0" to DB3 at AD0, then tune the signal at DB0 to 16,384.00 Hz using an accurate frequency counter. Another method would be to isolate the oscillator from the probe by adding an inverter to the small capacitance at pin 14. This would load the oscillator, but the input capacitance of the gate would not be affected by a probe at the output. The total capacitance on pin 14 should be kept near 15 pF.

To drive the oscillator from an external clock, connect the clock to pin 14 (crystal out) and tie pin 15 (crystal in) high.

#### CONCLUSION

The MM58174A can easily be interfaced to a microprocessor to bring the functions of a real time clock and calendar to any system. With a power-fail/back-up circuit, the system will be able to keep accurate time for years, independent of the system power supply.

## The MM58274C Adds Reliable Real-Time Keeping to Any Microprocessor System

National Semiconductor Application Note 365 Peter K. Thomson



#### INTRODUCTION

When a Real-Time Clock (RTC) is to be added into a digital system, the designer will face a number of design constraints and problems that do not usually occur in normal systems. Attention to detail in both hardware and software design is necessary to ensure that a reliable and trouble free product is implemented.

The extra circuitry required for an RTC falls into three main groups: a precise oscillator to control real-time couting; a backup power source to maintain time-keeping when the main system power is removed; power failure detection and write protection circuitry. The MM58274C in common with most RTC devices uses an on-chip oscillator circuit and an external watch crystal (frequency 32.768 kHz) as the time reference. A battery is the usual source of backup power, along with circuitry to isolate the battery-backed clock from the rest of the system. Like any CMOS component, the RTC must be protected against data corruption when the main system power fails; a problem that is very often not fully appreciated.

Rather than dealing strictly with any one particular application, this applications note discusses all of the aspects involved in adding a reliable RTC function to a microprocessor system, with descriptions of suitable circuitry to achieve this. Hardware problems, component selection, and physical board layout are examined. The software examples given in the data sheet are explained and clarified, and some other software suggestions are presented. Finally a number of otherwise unrelated topics are lumped together under "Miscellany"; including a discussion on how the MM58274C may be used directly to upgrade an existing MM58174A installation.

#### CONTENTS leals, alles eldaegas des maimbes lexolo

#### 1.0 HARDWARE

- 1.1 COMPONENT SELECTION
  - 1.1.1 Crystal
  - 1.1.2 Loading Capacitors
  - 1.1.3 Backup Battery:

Capacitors

Nickel-Cadmium Cells

Alkaline

Lithium

Other Cells and Notes

Temperature Range

#### 1.2 BOARD LAYOUT

- 1.2.1 Oscillator Connection
- 1.2.2 Battery Placement
  - 1.2.3 Other Components

#### 1.3 POWER SUPPLY ISOLATION SCHEMES

- 1.3.1 The Need for Isolation
- 1.3.2 Isolation Techniques I-5V Supply Only
- 1.3.3 Isolation Techniques II—Negative Supply Switched
- 1.3.4 Other Methods

#### 1.4 POWER FAIL PROTECTION

- 1.4.1 Write Protect Switch
- 1.4.2 5V Sensing
- 1.4.3 Supply Pre-Sense
- 1.4.4 Switching Power Supplies
- 1.4.5 Summary

#### 2.0 SOFTWARE

- 2.1 DATA VALIDATION
- 2.1.1 Post-Read Synchronization
  - 2.1.2 Pre-Read Synchronization
- 2.2 INTERRUPT AS A "DATA-CHANGED" FLAG
- 2.3 WRITING WITHOUT HALTING TIME-KEEPING
- 2.4 THE CLOCK AS A µP WATCHDOG
- 2.5 THE JAPANESE CALENDAR

#### 3.0 MISCELLANY

- 3.1 CONNECTION TO NON-MICROBUS SYSTEMS
- 3.2 TEST MODE AND AND MEDICAL SAME OF THE STATE OF THE ST
- 3.3 TEST MODE AND OSCILLATOR SETTING
- 3.4 UPGRADING AN MM58174A SYSTEM WITH THE MM58274C
- 3.5 WAIT STATE GENERATION FOR FAST µPs

APPENDIX A-1 Reading Valid Real-Time Data (Reprinted from the MM58274C Data Sheet)

APPENDIX A-2 MM58274C Functional Truth Tables

#### 1.0 HARDWARE

Selecting the correct components for the job and implementing a good board layout is crucial to developing an accurate and reliable Real-Time Clock function. The range of component choices available is large and the suitability of different types depends on the demands of the system.

#### 1.1 COMPONENT SELECTION

With reference to Figure 1, the oscillator components and the battery are examined and the suitability of different types is discussed.




FIGURE 1. MM58274C System Installation

#### 1.1.1 Crystal

The oscillator is designed to work with a standard low power NT cut or XY Bar clock crystal of 32.768 kHz frequency. The circuit is a Pierce oscillator and is shown complete in Figure 2. The 20 M $\Omega$  resistor biases the oscillator into its linear region and ensures oscillator start-up. The 200 k $\Omega$  resistor prevents the oscillator amplifier from overdriving the crystal. If very low power crystals are used (i.e., less than 1 µW) an external resistor of around 200  $k\Omega$  may have to be added to reduce the drive to the crystal.

The oscillator will drive most normal watch crystals, with up to 20 µW drive available from the on-chip oscillator.




FIGURE 2. Complete Oscillator Diagram


#### 1.1.2 Loading Capacitors

Two capacitors are used to provide the correct output loading for the crystal. One is a fixed value capacitor in the range 18 pF-20 pF and the other is a variable 6 pF-36 pF trimmer capacitor. Adjusting the trimmer allows the crystal loading (and hence the oscillator frequency) to be fine tuned for optimal results.

The capacitors are the components most likely to affect the overall accuracy of the oscillator and care must be exercised in selection. Ceramic capacitors offer good operating temperature range with close tolerance and low temperature coefficients (typically ±3 ppm/K, for good quality examples). If trimming is undesirable a pair of close tolerance (±5% or better) capacitors in the range 18 pF-20 pF may be used. The average time-keeping accuracy for this configuration is within ±20 seconds per month.

#### 1.1.3 Backup Battery

There are a number of different cell types available that can be used for time-keeping retention. Some cells are more suitable than others, and the way in which the system is used also influences the choice of cell. Ideally the standby voltage of the RTC should be kept as low as possible, as the supply current increases with increasing voltage (Figure 3). Four different power sources are discussed: capacitors, nickel-cadmium rechargeable cells, alkaline and lithium primary cells.



IlionO t S. t TL/F/6737-3

FIGURE 3. Typical IDD (µA) vs VDD (V) for MM58274C in Standby Mode (T<sub>A</sub> = 25°C)

#### Capacitors

When the system is permanently powered, and any long term removal of system power (i.e., more than a few hours) requires complete restarting, then a 1–2 Farad capacitor may be sufficient to run the clock during the power down. This can keep the clock running for 48–72 hours.

#### Nickel-Cadmium Cells

Nickel-cadmium (Ni-Cad) cells can be trickle-charged from the system power supply using a resistor as shown in *Figure* 1. The exact value of resistor used depends on the capacity and number of cells in the battery. Consult the manufacturers data for information on charging rates and times.

A 3- or 4-cell battery should be used to power the clock (the nominal battery voltages are 3.6V for 3 cells in series and 4.8V for 4 cells), with 3 cells preferable. PCB mounting batteries of 100 mAh capacity are available and these will give around 6 months data retention (at normal room temperature). For this cell type to be used the system must spend a large proportion of its time turned on to keep the battery charged (i.e., used daily).

#### Alkaline

Alkaline cells are among the least expensive primary cells which are suitable for use in real-time clock applications. They are available in a large range of capacities and shapes and have a very good storage (shelf) life.

Two cells in series will provide a nominal 3V, which is adequate to power the clock (via the isolating diode). The main problem with the alkaline system is that the cell terminal voltage drops slowly over the life of the cell. When the voltage at the clock supply pin drops to 2.2V, the cells must be replaced (battery voltage around 2.6V–2.7V). With present alkaline cells, this point is usually reached when the cells are only ½ to ¾ discharged.

Provisions must be made either to check the battery voltage at regular intervals or to replace the cells regularly enough to avoid the danger of using discharged cells. Once again the manufacturers data regarding capacity and cell voltage against time must be examined to determine a suitable cell selection. A good alkaline system will supply 1–2 years continuous time-keeping.

#### Lithium

Lithium cells are the most suitable for real-time clock applications. A single cell with 3V potential is sufficient to power the system. The cell potential is very stable over use and the storage life is excellent. The energy density of lithium cells is very high, giving enough capacity in a physically small cell to power the clock continuously for at least 5 years (at room temperature using a 1,000 mAh cell).

Several cells which are recommended for RTC use are D2/3A\*, D2A\*, and 1/6DEL/P\*. Each have 1,000 mAh capacity. These cells are available with solder pin connections for PCB mounting, giving a reliable backup supply.

#### Other Cells and Notes Trans an along 809 only pri

There are many other types of cells, both primary and secondary, which may be adapted for RTC use. When selecting a cell type, attention must be paid to:

- a. Cell capacity and physical size.
- b. Storage (shelf) life. The state of the self to self
- c. Voltage variation over use.
- ed. Operating temperature range, work & bas \$ 2
  - e. The method of battery connection and mounting.

In general, soldered cells are preferable to connector mounted cells. With replaceable batteries, the battery and connector contacts must be kept thoroughly clean. Dirty or corroded contacts can cause the clock to be starved of power, giving erratic and unreliable performance. The ease of operator access for cell replacement should also be considered.

#### **Temperature Range**

The performance of any cell will be satisfactory for most office or domestic environments. When "ruggedized" equipment is to be used (i.e., field portable equipment, automotive, etc.) the temperature specification of different cell types should be taken into account when selecting a cell. Lithium cells offer good performance over 0°C-70°C with little loss in capacity. Once again, the manufacturer's data should be examined to determine suitability, especially since different cells of the same type can have markedly different characteristics.

Few types of cells will offer any useful capacity at temperatures in or below the range 0°C-10°C, and fewer still will operate over the full military temperature range (-55°C to +125°C). Solid lithium cells and mercury-cadmium cells are two systems which can cover this range.

#### 1.2 BOARD LAYOUT

#### 1.2.1 Oscillator Connection

The oscillator components must be built as close to the pins of the clock chip as is physically possible. The ideal configuration is shown in *Figure 4*. From *Figure 2*, the oscillator circuit, it can be seen that both Osc In and Osc Out are high impedance nodes, susceptible to noise coupling from adjacent lines. Hence the oscillator should, as far as is practicable, be surrounded by a guard ground. The absolute maximum length of PCB tracking on either pin is 2.5 cm (1 inch). Longer tracks increase the parasitic track to track capacitances, increasing the risk of noise coupling and hence reducing the overall oscillator stability.

Where the system operates in humid or very cold environments (below 5°C), condensation or ice may form on the PCB. This has the effect of adding parasitic resistances and capacitances between pins 14 and 15, and also to ground. This variation in loading adversely affects the stability of the oscillator and in extreme cases may cause the oscillator to stop.

\*Duracell Trade Number \*\*Tadiran Trade Number. FIGURE 5, Simplified Power Supply Diagram with 100 µF Capacitor Added

Keeping the PCB tracks as short as possible will help to minimize the problem, and on its own this may be sufficient. Where the operating conditions are particularly severe, the PCB and oscillator components should be coated with a suitable water repellent material, such as lacquer or silicon grease (suitability being determined by the electrical properties of the materials—high impedance and low dielectric constant).

Figures 2 and 4 show the trimmer placed on Osc Out. The placement of the trimmer capacitor on either Osc In or Osc Out is not critical. Placing the trimmer on Osc Out yields a smaller trim range, but less susceptibility to changes in trimmer capacitance. Placement of the trimmer capacitor on Osc In gives a wider trim span, but slightly greater susceptibility to capacitance changes.

#### 1.2.2 Battery Placement

For the battery, placement is less critical than with the oscillator components. Practical considerations are of greater importance now; i.e., accessibility. The battery should be placed where it is unlikely to be accidentally shorted or disconnected during routine operation and servicing of the equipment.

When replaceable cells are used, connecting a 100  $\mu$ F capacitor across the RTC supply lines will keep the clock operating for 30–40 seconds with the battery disconnected (*Figure 5*). This allows the battery to be replaced regardless of whether or not the main supply is active.




FIGURE 4. Oscillator Board Layout

FIGURE 5. Simplified Power Supply Diagram with 100  $\mu$ F Capacitor Added

-

#### 1.2.3 Other Components -- I assigned T noissign E.E.T

The placement of the other RTC dedicated components (e.g., supply disconnection and power failure protection components) is not particularly critical. However, the same guidelines as applied to the battery should be followed when the PCB layout is designed.

#### 1.3 POWER SUPPLY ISOLATION SCHEMES

#### 1.3.1 The Need for Isolation des notes to leans to


There are two reasons for disconnecting the clock circuit from the rest of the system:

- To prevent the backup battery from trying to power the whole system when the main power fails.
- To minimize the battery current (and extend battery life) by preventing current leakage out of the RTC input pins.


The MM58274C inputs have internal pull-up devices which pull the inputs to  $V_{DD}$  in power down mode. This turns off the internal TTL input buffers and causes the  $\mu P$  interface functions of the clock to go to full CMOS logic levels, drawing no supply current (except for the unavoidable leakage current of the internal MOS transistors). For the MM58274C this is achieved by isolating the ground (VSS) supply line from the rest of the system.

Figures 6a and 6b show the two cases where first  $V_{DD}$  (6a) and then  $V_{SS}$  (6b) are open-circuited. The line out from the MM58274C represents any of the Control, Address, or Data lines on the RTC, with the internal pull-up resistor shown. The two diodes and resistor  $R_S$  represent the logic device connected to the RTC input and the resistance of the rest of the system with no power applied.

When V<sub>DD</sub> is open-circuit as in *Figure 6a*, there is a complete current path, shown by the arrows, out of the RTC input and through the external circuitry. This battery current



a) V<sub>DD</sub> Disconnection




b) V<sub>SS</sub> Disconnection FIGURE 6. Current Leakage Prevention by Proper Supply Disconnection

is a complete waste and serves only to reduce the cell life. Depending on the value of  $R_{\rm S}$ , the voltage level at the pin may fall low enough to turn on the internal TTL level buffer, wasting further current as the buffer is no longer fully CMOS.

With  $V_{SS}$  disconnected (*Figure 6b*), there is no return path to the battery and the pin is pulled completely up to  $V_{DD}$ . The TTL buffer is switched off and no power is lost.

#### 1.3.2 Isolation Techniques I-5V Supply Only

Figure 7 shows the isolation circuit suggested in the MM58274C data sheet. This circuit provides complete disconnection where only the system +5V is available for switching control.




TL/F/6737

#### FIGURE 7. 5V Isolation Circuit

TR2 is the disconnecting device, which is controlled by TR3 and its associated circuitry. TR3 is turned on by its bias chain R2, ZD1, R4 as the system supply rises up to 4.2V. TR3 and R3 then turn on TR2 to connect the clock to the system supply. D1 isolates the backup battery when the system supply is active. The 100 nF disk capacitors decouple the supply during R/W operations and should be included in any disconnection scheme.


TR3 is necessary to prevent R3 and TR2 from leaking battery current in the power down condition. The circuit without TR3 is shown in *Figure 8* where TR2 has been replaced by equivalent diodes to clearly show the problem. The circuitry could be simplified by replacing TR3 with a Zener diode (*Figure 9*). There will be a small loss of current down through TR2 however, as the Zener will pass a small leakage current at below its "knee" voltage. Thus the Zener should be selected for its low current capability.



TL/F/6737-9

R<sub>S</sub> = System Resistance with No Power Applied

FIGURE 8. Current Leakage in Simplified Disconnection Schemes



huorio noltsigal oril ayord TL/F/6737-10

#### FIGURE 9. Alternative Supply Disconnection Scheme Sensing 5V (Decoupling Capacitors Omitted for Clarity) Journey gnideliwa

Finally TR1 and R1 (Figure 7) are optional components which are only required when the interrupt output is used. If interrupts are left programmed when the power fails, the interrupt timer will still time-out setting the interrupt output. Since this is an active low pull-down transistor it effectively shorts directly across TR2, destroying the RTC isolation and discharging the battery into the rest of the system (Figure 10). In order to prevent this from occurring, TR1 and R1 are added.




FIGURE 10. Battery Discharge Path via **Unisolated Interrupt Output** 

None of the disconnection components are at all critical, with general purpose transistors being completely adequate for the task. D1 should be a small-signal silicon or germaniequivalent diodes to clearly show the problem. The shoil mu

#### 1.3.3 Isolation Techniques II— atmendemo of rentilo 8.3.1 Negative Supply Switched

Where a negative voltage supply is available (either regulated or unregulated) the circuit of Figure 11 may be used. This is similar in operation to its diode equivalent shown in Figure 12, where the voltage drops across the diodes provide the correct potential to the clock. Figure 11 has the advantage, however, that the clock power is supplied from the ground line by transistor action, rather than via the resistor as in Figure 12. Less lower is dissipated in the resistor as only transistor bias current need be drawn.




FIGURE 11. Negative Voltage Driven Supply Disconnection Scheme (Decoupling

Capacitors Omitted for Clarity)





FIGURE 12. Diode Equivalent Circuit of Figure 11

#### 1.3.4 Other Methods

There are many other possibilities for supply disconnection schemes, i.e., relay disconnection. When designing a disconnection scheme, the performance must be analyzed both with the system power applied and with system power absent. Check for leakage paths and undue voltage drops and try to set up so that disconnection and reconnection will take place as near to the backup voltage as possible.



produce numerous spurious signals, including spurious writes and illegal control signals (i.e., RD and WR both active together).

Bipolar logic devices can produce spikes and glitches as the internal biasing switches off around 3V-3.5V, and the transistors operate in their linear region for a short time. Any such spurious signals, if applied to the RTC, could cause the time data to be corrupted. Systems using 74HC logic and CMOS processors are less stringent in their power failure requirements as the devices tend to work right down to around 2V. Some form of write protection is still required, however.

In order to protect the time data, the system must be physically prevented from writing to the clock when the power supply is not stable. The ideal situation is to ban Write access to the clock before the system +5V starts to fail, and then keep the chip "locked-out" until the power is restored and stabilized. This ideal access control signal is illustrated in Figure 13.

By far the simplest and potentially the most hazard-free method is to use a switch on the WR control line to the clock (Figure 14). This is completely adequate, but requires the intervention of an operator to alter time data or program interrupts.

Some thought must be given to ensuring that the operator cannot accidentally leave the WR line switched in. This may be achieved by the physical access method used (i.e., the machine is impossible to operate or switch off when in the time setting mode, because of the placement of access hatches, etc.) or with software. The switch state could be sensed by trying to alter the data in the Tens of Years counter or Interrupt register just prior to leaving the clock setting routine, and refusing to leave the routine until the WR switch has been opened. The switch condition should similarly be checked whenever the system is initialized or reset.

The physical location of the switch should also be considered for ease of accessibility. How easy the switch is to reach will depend on the system; i.e., in some cases a "tamper proof" clock may be required.




FIGURE 14. Write Protection by Manually Switching WR

#### 1.4.2 5V Sensing noilostoto list rewood to aborition sensiti

The circuit of *Figure 15* senses the system 5V supply and prevents access to the clock if the supply falls below 4.2V–4.3V. This circuit should be used where only the system 5V is available for reference. The LM139 comparator and associated components sense the 5V supply and generate the power fail signal (P.Fail). The 74HC75 and components disconnect the WB line.

R3 and ZD1 provide a reference voltage of 2V–3V for the comparator. R4 and VR1 form a potential divider chain sensing the 5V line, and VR1 is adjusted to switch the comparator output at 4.2V-4.3V. An alternative to VR1 would be to use a pair of close tolerance resistors ( $\pm 2\%$ ) with values selected to suit the Zener diode reference used. The combination of R4, D3 and C2 provide an RC time constant to delay the comparator when sensing the return of 5V (to provide the post-failure delay in *Figure 13*). The LM139 has an open-collector output which is held low when 5V is present and is switched off when 5V fails. This line is pulled high by R5 to flag power failure (P.Fail). Since the comparator is a linear device drawing a bias current, it is powered by the system 5V supply to avoid consuming battery power.

One 74HC75 package contains four latches, of which two are used. These are transparent latches controlled by the "G" input. With G high, the latch is transparent and the Q and  $\overline{Q}$  outputs follow the Data input. When G is low, the state of Q and  $\overline{Q}$  on the falling edge is latched. In this way,

F2 prevents P.Fail from locking out the clock if there is a Write cycle in progress. F1 isolates the WR input on the clock when F2 passes the P.Fail signal. C1, R2 and D1 do not slow the advent of P.Fail, but they cause a delay in the release of the function to mask any comparator noise or oscillation as the comparator switches off or on (i.e., during the undefined supply periods).

D2, C3 and R6 smooth the comparator supply and help it to function effectively. The time constants of the RC networks should be selected to suit the power supply of the system that is used. Comparing the functioning of this circuit with the ideal case of *Figure 13* shows that most of the conditions can be satisfied, except that there is no real pre-failure lock-out period. This cannot be achieved without some form of look ahead power failure.

As an alternative to F1 a permanently powered 74HC4066 analog switch could be used as the isolating component (Figure 16). The 74HC4066 does not require pull-up resistors on its inputs as there are no internal CMOS buffers inside this device which must be controlled. The resistor on the WR line is for the benefit of the 74HC75.

Note that both of the devices mentioned must be permanently powered from the battery to be useful in this way. Unused gates in any such device must *NOT* be used in combinational logic that is not permanently powered. All unused inputs should be tied to V<sub>DD</sub> or V<sub>SS</sub> to render them inactive.




FIGURE 15. Power Supply Failure Detection and Write Protection Circuitry

TL/F/6737-16

#### 1.4.3 Supply Pre-Sense

The same circuit of Figure 15 can be used with unregulated supplies or other voltage lines which will fail before the 5V line. To achieve this, point X is connected to the sensed voltage instead of 5V, and the R4/VR1 ratio is adjusted to suit. The major benefit here is that advance warning of an impending 5V failure can be detected, allowing a pre-failure lockout signal to be generated.

Less precision is required to sense the unregulated supply than the system 5V supply. Consequently less complex circuitry can be used to do the detection and this is reflected in the circuit of Figure 17. Most 5V regulators will operate with an input voltage from 7V to 25V. Typically the input voltage is around 9V to 12V, giving some headroom. In Figure 17 this voltage is high enough to drive a current through the Zener diode and turn on transistor TR1, holding P.Fail low. RIIM limits the Zener current. The Zener voltage is selected to switch off before the regulator fails, around 7.5V-8.5V depending on the time constant of the supply. With no current, TR1 switches off and Rp pulls P.Fail high.

When power is re-applied the 5V supply will stabilize before the Zener switches on, removing P.Fail. To provide a longer post-failure lockout period R<sub>LIM</sub> could be replaced with two resistors and a diode/capacitor delay as in Figure 15.

Figure 18 is another extension of the same basic idea to provide an advance interrupt signal to allow µP housekeeping before the RTC (and CMOS RAM) is locked out. The extra rectifying components D1, Ct and Rt keep NMI off as long as input power is present. Time constant  $au_2$  is selected to be at 2-3 times faster than  $\tau_1$ , the supply time constant. The interrupt signal is thus asserted before P.Fail.

#### 1.4.4 Switching Power Supplies


Switching power supplies are available which generate power failure signals. This signal may be adequate for direct use as a P.Fail line, but the manufacturer's information should be consulted to determine the suitability of a given power unit. P.Fail must still be gated with the Write signal for the clock, regardless of the actual detection method employed.

#### 1.4.5 Summary

The general guidelines for power fail protection are:

- 1. Physically isolate the WR input to the clock. The  $\mu P$  cannot be relied upon to logically operate the isolation mechanism.
- 2. The clock should be isolated before the 5V power line starts to fail, and stay isolated until after it has reestab-
- 3. Consider the action of the sensing and protection circuitry if the supplies oscillate or if a momentary glitch occurs.
- 4. The Power Fail signal must be gated with Write strobes to the RTC. A foreshortened Write may also cause data cor-
- 5. Logic components (and ICs in general) should be avoided when designing power failure schemes. Discrete components are far more predictable in their performance when the power supplies are not well defined. The exception to this general rule is when using permanently powered HCMOS logic devices. They will function in a reliable manner down to 2V.

System-powered logic devices cannot be relied on for power failure or Write isolation (not even CMOS).



TL/F/6737-17

FIGURE 16. F1 Replaced by a 74HC4066 Analog Switch (Pull-Up Resistors Not Required on CS or RD Inputs)





FIGURE 17. Power Fail Signal Generation from Unregulated Supplies

TL/F/6737-18



\*RS = Equivalent Resistance of the System.

FIGURE 18. Power Fall Circuit with µP Housekeeping Interrupt House to a section was 1977 June 1980 Figure 1980 Fig

#### 2.0 SOFTWARE

#### 2.1 DATA VALIDATION as studied reway grainples benefits

The MM58274C data sheet describes in some detail three different methods of reading the clock and validating the real-time data. These techniques are reproduced in Appendix A-1. Rather than repeating the data sheet examples, this applications note examines the principles that lie behind the techniques suggested.

The basic problem is that the  $\mu P$  must somehow be synchronized with the changes in real-time in order to read valid data. This synchronization can either be done prior to reading the time data (pre-read), or after reading the data (post-read synchronization).

#### 2.1.1 Post-Read Synchronization

Using the Data-Changed Flag (DCF) or the lowest order time register as outlined in the appendix: Time Reading using DCF and Time Reading with very slow Read cycles; are both examples of post-read synchronization.

What this means is that the data is read out first, and then verified. This is achieved by defining a random time-slot, started by the first DCF or low order register read, and ended by the second such read. If DCF has not been set during the time-slot or the lowest order register has not changed, then no real-time change occurred during that time-slot. All real-time reads during the time-slot are thus guaranteed.

#### 2.1.2 Pre-Read Synchronization

The Interrupt Timer technique uses pre-read synchronization. Once it has been initialized as described, the interrupt timer times out just after the real-time data has changed. Thus the  $\mu P$  is guaranteed a full 100 ms period in which to read the time counters before the next change occurs.

The interrupt timer has to be synchronized with the real-time counters because it is an independent unit which may be started and stopped at any time by the  $\mu P.$  This software synchronization is achieved by using another pre-read technique. The timer is set up and ready to go, but then the  $\mu P$  waits for DCF to occur before issuing the start command. The same technique could be used to actually read the time-data, but post-read synchronization is faster.

#### 2.2 INTERRUPT AS A "DATA-CHANGED" FLAG

DCF is set every 100 ms when the 1/10ths of seconds counter is changed. When the time is only being read to the nearest second or minute, it would be useful to have a flag which is only set by a change in the lowest order counter being used.

If the interrupt output from the clock is not being used, the timer can be used as a programmable data-changed flag. To achieve this, the timer is set up and started in exactly the same way as described for interrupt time reading (Appendix A-1). The interrupt output, however, should be left unconnected. When reading the real-time data, the technique used is the same as for the normal Data-Changed Flag except that the interrupt Flag is tested instead of DCF.

Note that the lowest order real-time register which is to be read out should be used to initially synchronize the counter. The interrupt timer is started when the real-time counter value is seen to change.

#### 2.3 WRITING WITHOUT HALTING TIME-KEEPING

For most purposes the RTC should be halted when the time is being set, especially if large numbers of counters are being updated. The clock can also then be re-started in synchronism with an external time reference. If only a few counters are to be altered and the clock is already synchronized, then this can be done without stopping the clock. An example of a minor change which may be undertaken in this way is daylight savings (winter/summer change of hour).

The problem to be overcome when writing in this way is that the write strobe may coincide with a time change pulse. As the time counters are synchronous, the 100 ms clock pulse is fed to each one. Writing to one counter may cause a spurious carry to be generated from that counter, causing the next one up the chain to be incremented.

Since a spurious carry will only affect the next counter if it coincides with a time update pulse, the solution is once again to synchronize clock access with the real-time change. The most suitable method for this is pre-read synchronization. In other words, the  $\mu P$  must wait for DCF to be set before starting to write data to the clock, giving a guaranteed 100 ms period for writing.

#### 2.4 THE CLOCK AS A µP WATCHDOG

The interrupt timer can be used as a  $\mu P$  watchdog circuit, operating on a non-maskable interrupt input to the  $\mu P$ . The timer is set up in either single or repeat interrupt mode for the watchdog period required: 0.1s, 0.5s or 1 second are probably the most useful times for this. Synchronization with real-time is not required.

In the main program loop the  $\mu P$  writes to the clock, stopping and then re-starting the interrupt timer. The timer period selected will depend on how long the main loop takes to execute. As long as the  $\mu P$  continues to execute the loop, no time-outs occur and no interrupts are generated. If the  $\mu P$  fails for some reason to reset the timer, it eventually times out, generating the initializing interrupt to restore operations.

#### 2.5 THE JAPANESE CALENDAR

Because the MM58274C has a programmable leap year counter, this allows the possibility of programming for the Japanese Showa calendar. The Japanese calender counts years from the time that the present Japanese Emperor comes to power.

The normal procedure for the MM58274C is to program "the number of years since last leap year." This remains the same whether the clock is loaded with the Gregorian or Showa year. When software is used to calculate the leap year count value from the year, then the formula used must be modified.

The formula for the Gregorian year is:

Leap Year Value = [Gregorian Year/4] REMAINDER

Whereas for the Showa year the formula is:

Leap Year Value = [(Showa Year + 1)/4] REMAINDER Leap Year Value is the number from 0 to 3 which is written into the leap year counter, and is the REMAINDER of the integer calculations shown above.

#### 3.0 MISCELLANY

#### 3.1 CONNECTION TO NON Microbus™ SYSTEMS


Adding the MM58274C to non Microbus processors is made fairly straightforward because of the flexibility of the control signal timing. *Figure 19* shows two examples of logic to connect to clock to a 6502/6800 microprocessor bus.

Figure 19a the RD and WR inputs are strobed, generating reasonably typical Microbus type control signals. In Figure 19b, CS is used as the strobe signal. There is no particular

ing. This can be done by tuning at standby voltage (by writing the RTC into test mode, then disconnecting it from the system to tune on battery backup). Atternatively, the clock can be slightly overtuned at operational voltage, tuning to

In a similar way, where the RTC spends equal amounts of time in both operational and standby modes (i.e., powered by day, standby at ruight), the oscillator may be tuned somewhere between the two conditions. Following these tuning suggestions will not eliminate time-keeping errors, but they will help in minimizing them.

advantage to either circuit, they are just variations on the same theme. This circuit flexibility may be used to advantage to save SSI packages in the board design.



#### 3.2 TEST MODE

Test Mode is used by National Semiconductor when the MM58274C is tested during manufacture. It enables the real-time counters to be clocked rapidly through their full count sequence.

The MM58274C counters are clocked synchronously to simplify  $\mu P$  access, with ripple carry signals from each counter to the next. In Test Mode some of these carries are intercepted and permanently asserted causing the counters to count each clock pulse. The prescaler is also bypassed so that the counters count every clock applied to the Osc In pin. The Test Mode counter connection is shown in Figure 20.

If Test Mode is to be used for incoming inspection or device verification, then the clock waveform of Figure 21 should be applied to the oscillator input (Osc. In, pin 15). The MM58274C uses semi-dynamic flip-flops in the counters which are only fully static when the oscillator input is high. Thus Figure 21 shows that the oscillator waveform is normally high, pulsing low to clock the real-time counters. The time data in the counters changes on the rising edge of Osc In.

I.S TEST MODE AND OSCILLATOR SETTING

Viner Test Mode is used to set the oscillator frequency, the
prempt tilmer must be disabled (interrupt register propremmed with all 0s) for the oscillator frequency to appear

on the interrupt output. No test equipment should be consected directly to either oscillator pin, as the added loading

will after the characteristics of the

oscillator making precise





FIGURE 20. Test Mode Interconnection Diagram of Internal Counter Stages



TL/F/6737-23

FIGURE 21. Oscillator Waveform for Counter Clocking in Test Mode

The pulse width limits for reliable clocking are shown on the diagram. When running with a 32 kHz crystal, the normal pulse width is 15.26  $\mu s$ . With no forcing input, the oscillator will self bias to around 2.5V (VDD = 5V). While a few hundred mV swing above and below this level is sufficient to drive the oscillator, for guaranteed test clocking the input should swing between VIH  $\geq$  75% VDD and VIL  $\leq$  25% VDD.

#### 3.3 TEST MODE AND OSCILLATOR SETTING

When Test Mode is used to set the oscillator frequency, the interrupt timer must be disabled (interrupt register programmed with all 0s) for the oscillator frequency to appear on the interrupt output. No test equipment should be connected directly to either oscillator pin, as the added loading will alter the characteristics of the oscillator making precise tuning impossible.

Note that oscillator frequency will vary slightly as the supply varies between operating and standby voltages. Typically this variation will be around ±6 seconds per month (V<sub>STANDBY</sub> = 2.4V), slowing at standby voltage. When the clock will spend the greater part of its working life in standby mode, it may prove worthwhile to correct for this in the tuning. This can be done by tuning at standby voltage (by writing the RTC into test mode, then disconnecting it from the system to tune on battery backup). Alternatively, the clock can be slightly overtuned at operational voltage, tuning to 32.7681 kHz.

In a similar way, where the RTC spends equal amounts of time in both operational and standby modes (i.e., powered by day, standby at night), the oscillator may be tuned somewhere between the two conditions. Following these tuning suggestions will not eliminate time-keeping errors, but they will help in minimizing them.


Time-keeping accuracy cannot be exactly specified. It depends on the quality of the components used in the oscillator circuit and their physical layout, also the stability of the supply voltage, the variations in ambient temperture, etc. With good components and a reasonably stable environment however, time-keeping accuracy to within 4 seconds/month can be achieved, although 8 seconds/month is somewhat more typical in practical systems.

#### 3:4 UPGRADING AN MM58174A SYSTEM is to Justice and WITH THE MM58274C loss state and of northerine armost allow

The MM58274C has the same pin-out as the MM58174A and can be used as a direct replacement, with certain reser-

vations. The two devices are not quite the same in their external circuit appearances, and this is reflected in their applications circuits. In addition, the MM58274C is not software compatible with the MM58174A, requiring a change in the operating system to use the MM58274C.

Figure 22 shows the circuit diagram for the MM58174A system connection. There are two major differences between this and the MM58274C diagram (Figure 1); a) the oscillator circuit and b) the supply disconnection scheme.



\*Use resistor with Ni-Cad cells only

FIGURE 22. MM58174A System Installation

3

operate using a 15 pF capacitor, but the oscillator will probably need to be retrimmed.

Operating with a 15 pF capacitor will make the oscillator more sensitive to change in the environment, i.e., temperature, voltage, moisture, etc. This will result in lower accuracy in time-keeping. The oscillator is more prone to stopping at low voltage. Oscillation would normally be maintained down to 1.8V-1.9V (although not guaranteed); with a 15 pF load it may only oscillate down to 2.0V-2.1V. It is thus important to check the battery regularly and replace it before the RTC voltage falls below 2.2V

Where possible the 15 pF capacitor should be replaced by an 18 pF-20 pF capacitor (anywhere in the range 18 pF-20 pF is adequate), or a second 3 pF-5 pF capacitor may be added in parallel with the 15 pF.

Note: When components have been soldered into the oscillator circuit, allow the circuit to cool to room temperature before attempting to return the oscillator.

The change of pin of the tuning capacitor (from OSC Out to Osc In) is not critical.

#### b) The Supply Disconnection Scheme

The MM58174A uses mostly pull-down devices on its  $\mu$ P inputs to pull the inputs to CMOS levels, and so the 5V power line is disconnected on this device. The two exceptions to this are the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  inputs which have pull-up resistors to inactivate the internal write strobe. As Figure 5a shows, there is a leakage path through these pins, which in most MM58174A installations are individually isolated.

The largest penalty in inserting an MM58274C into an MM58174A circuit is the battery current that is lost through the pull-up devices. This will increase the typical supply current from 4  $\mu A$  to 50–100  $\mu A$  and it is up to the individual user to decide whether or not this drain is tolerable in a particular application.

The most important requirement is that the  $\overline{WR}$  input should be electrically isolated or current leakage through pin inputs may force the inputs low enough to cause spurious writes to

be achieved using the same components. In Figure 22 the MM74HC4066 analog switch will do both jobs.

The current drained by the input pull-ups may be minimized with some attention to the data/address driving devices. It is often possible to replace LSTTL devices with standard 7400 series devices and reduce the leakage (at the cost of some increase in operating current). Many 7400 series device outputs lack diodes in the right places to pass leakage currents. LSTTL devices will, for the main part, have these diodes. CMOS devices will always have diodes to both power rails on inputs and outputs.


There is no hard and fast rule for this. Where devices from one manufacturer work, the same part from a different one may not. Some trial and error experimentation may prove worthwhile in selected devices.

#### 3.5 WAIT STATE GENERATION FOR FAST uPs

Although the MM58274C has faster access times than the MM58174A, in many cases, the  $\mu$ P will be too fast to directly access the RTC. *Figure 23* shows a circuit which will produce wait states of any length required to enable the RTC to be accessed, using the 74HC74 dual D-type flip-flop.

The RTC  $\overline{\text{CS}}$  signal clocks up a logic 1 on the Q output of the first F/F, removing the Preset from all the other F/Fs and pulling the  $\mu\text{P}$  WAIT line low, via the transistor. The other F/Fs 1 to n, form a shift register clocked by the  $\phi_2$  system clock.

After n  $\varphi_2$  clocks (where n is the number of flip-flops in the shift register) a logic 0 shifts out from the nth F/F, resetting the main flip-flop. The main F/F then presets the shift register and clears the WAIT signal, ready for the next  $\overline{\text{CS}}$  edge to repeat the cycle. On power-up the delay generator will initialize itself after a maximium of n system clocks have occurred so no reset signal is required. Some  $\mu\text{Ps}$  demand that a  $\overline{\text{WAIT}}/\text{READY}$  input is synchronized with  $\varphi_2$  of the system clock. This can readily be achieved by selecting the correct  $\varphi_2$  edge as the clock signal for the shift register chain



Flip-Flop-MM74HC74 D-Type Latch

FIGURE 23. Access Delay Generator (Clocked Wait State Generator)

TL/F/6737-25

#### TIME READING USING DCF

Using the Data-Changed Flag (DCF) technique supports microprocessors with block move facilities, as all the necessary time data may be read sequentially and then tested for validity as shown below.

- 1. Read the control register, address 0: This is a dummy read to reset the data-changed flag (DCF) prior to reading the time registers.
- 2. Read time registers: All desired time registers are read out in a block.
- 3. Read the control register and test DCF: If DCF is still clear (logic 0), then no clock setting pulses have occurred since step 1. All time data is guaranteed good and time reading is complete.

If DCF is set (logic 1), then a time change has occurred since step 1 and time data may not be consistent. Repeat steps 2 and 3 until DCF is clear. The control read of step 3 will have reset DCF, automatically repeating the step 1 ac-

#### TIME READING USING AN INTERRUPT

In systems such as point-of-sale terminals and data loggers. time reading is usually only required on a random demand basis. Using the data-changed flag as outlined above is ideal for this type of system. Where the µP must respond to any change in real-time (e.g., industrial timers/process controllers, TV/VCR clocks or any system where real-time is displayed) then the interrupt timer may be for time reading. Software is used to synchronize the interrupt timer with the time changing as outlined below:

- 1. Select the interrupt register (write 2 or 3 to ADDR0).
- 2. Program for repeated interrupts of the desired time interval (see Table IIb in Appendix A-2): Do not start the timer
- 3. Read control register AD0: This is a dummy read to reset the data-changed flag.

- APPENDIX A-1. READING VALID REAL-TIME DATA 4. Read control register AD0 repeatedly until data-changed flag is set.
  - 5. Write 0 or 2 to control register. Interrupt timing commenc-

When interrupt occurs, read out all required time data. There is no need to test DCF as the interrupt "pre-synchronizes" the time reading already. The interrupt flag is automatically reset by reading from ADDR0 to test it. In repeat interrupt mode, the timer continues to run with no further  $\mu P$ intervention necessary.

#### TIME READING WITH VERY SLOW READ CYCLES

If a system takes longer than 100 ms to complete reading of all the necessary time registers (e.g., when CMOS processors are used or where high level interpreted language routines are used) then the data-changed flag will always be set when tested and is of no value. In this case, the time registers themselves must be tested to ensure data accura-

The technique below will detect both time changing between read strobes (i.e., between reading tens of minutes and units of hours) and also time changing during read, which can produce invalid data.

- 1. Read and store the value of the *lowest* order time register
- 2. Read out all the time registers required. The registers may be read out in any order, simplifying software reauirements.
- 3. Re-read the lowest order register and compare it with the value stored previously in step 1. If it is still the same, then all time data is good. If it has changed, then store the new value and go back to step 2.

In general, the rule is that the first and last reads must both be of the lowest order time register. These two values can then be compared to ensure that no change has occurred. This technique works because for any higher order time register to change, all the lower order registers must also change. If the lowest order register does not change, then no other register has changed either.

#### APPENDIX A-2. FUNCTIONAL TRUTH TABLES FOR MM58274C

**TABLE I. Address Decoding for Internal Registers** 

	Register Selected	Address Bits				Access
	Tregister deletted	AD3	AD2	AD1	AD0	700033
0	Control Register	0	0	0	0	Split Read and Write
1	Tenths of Secs	0	0	0	1	Read Only
2	Units Seconds	0	0	1	0	R/W
3	Tens Seconds	0	0	1	1	R/W
4	Units Minutes	0	1	0	0	R/W
5	Tens Minutes	0	1	0	1	R/W
6	Units Hours	0	1	1	0	R/W
. 7	Tens Hours	0	1	1	1	R/W
8	Units Days	1	0	0	0	R/W
9	Tens Days	1	0	0	1	R/W
10	Units Months	1	0	1	0	R/W
11	Tens Months	1	0	1	1	R/W
12	Units Years	1	1	0	0	R/W
13	Tens Years	1	1	0	1	R/W
14	Day of Week	1	1	1	0	R/W
15	Clock Setting/Interrupt Registers	1	1	1	1	R/W

#### BEATH A.F. READING VALUE REAL-THE HOUSE LAYOUR PROPERTY AND RECEIVE WITH CONTROL OF THE PROPERTY AND REAL PROPERTY AND R

Function		Data Bits	s Used		Comments	Access
egister. Interrupcinaling commenc-	DB3	DB2	DB1 -im	DB0	hanged Flag (DCF) techniq	the Data-C
Leap Year Counter	X	X	-88	all the nec	0 Indicates a Leap Year	R/W
AM/PM Indicator (12 Hour Mode)	C. Chickey See School St.	There is no n nizes" the tin	X	Dest tietu	0 = AM 1 = PM 0 in 24 Hour Mode	R/W
12-24 Hour Select Bit ACCA mon	Service and a se	matically rese	Bul	orior X read	0 = 12 Hour Mode 1 = 24 Hour Mode	R/W

#### TABLE IIb. Interrupt Control Register and beneat IIA catalagar amil bad 3.2

Function	noo of am 001 north Comments metays a 1	If DOF IS SIL	Contro	Control Word			
CMOS proces-	all the necessary time registers (e.g., when	DB3	DB2	DB1	DBO		
No Interrupt	Interrupt Output Cleared, Start/Stop Bit Set to 1.	good Xuq time	guar Orteed	I timeorieta la	since stop 1. A		
0.1 Second	nnes are used) then the data-changed has	0/1	0	lete. 0	reading it comp		
0.5 Second	set when tested and is of no value. In this	0/1	0	e ned1 /t o	ODF is Out (log		
1 Second	registers themselves must be tested to ensi	0/1	-		bns 1 gets so		
5 Seconds	.Vo	0/1			thu 8 Ons S and		
10 Seconds	The technique below will detect both time	0/1			DO teat n even		
30 Seconds	aveen read strobes (i.e., between reading	0/1	Bunnada L Au	Calibridation , 1	0		
60 Seconds	ionato emit oals and also time oftenor	0/1	1	1	1		
ming Accuracy:	which can produce invalid data		ERRUPT	SING AN INT	U DIFFICATION		

Timing Accuracy:

Single Interrupt Mode (all time delays): ±1 ms

Single Interrupt Mode (all time delays): ± 1 ms

Repeated Mode: ±1 ms on initial timeout, thereafter synchronous with first interrupt (i.e., timing errors do not accumulate).

DB3 = 0 for Single Interrupt

2. Read out all the time registers required. The registers

DB3 = 1 for Repeated Interrupt pagneto-elab entripniaU . and

3. Read control register ADO: This is a dummy read to reset

APPENDIX A-2, FUNCTIONAL TRUTH TABLES FOR MM58274C

the data-changed flag.

Usin Sarv bilsv 1. 1

#### ideal for this type of system. Where the µP must respond to TABLE III. The Control Register Layout shamil Israzubni .p.e) emit-laer ni egnado yna

Access (ADDR0)	d the lowes EBQ er register a	sen-eR . DB2	DB1	DB0
Reaf From:	Data Changed Flag	th the O value	onize the in 0 mupt timer wi	Interrupt Flag
Write To:	Test og si sig emit i est og bas eulev v	Clock Start/Stop	Interrupt Select	Interrupt Start/Stop
	Normal Sun off	0 = Clock Run	0 = Clk. Set Reg.	0 = Int. Run
	Test Mode	1 = Clock Stop	1 = Int. Reg.	1 = Int. Stop

Access			Addre		Register Selected
	OCA	AD1	SGA		national ratellant
Spit Read and Write Read Only R/W R/W R/W R/W	0	1 1	0 0	0 0 0	Control Register Tenths of Seos Units Seconds Tens Seconds Units Minutes
R/W R/W R/W R/W R/W	0	1 1	0	0	Tens Minutes Units Hours Tens Hours Units Days Tens Days
R/W R/W R/W R/W R/W	0 1	1 0 0	0 0 1 1	† † † †	Units Months Tens Months Units Years Tens Years Tens Years

### Calibration of the DP8570A Family

National Semiconductor Application Note 588 James Petrie



This application note applies to the DP8570A, DP8571A, DP8572A, and DP8573A. With respect to the DP8573A, only the discussion of the 32.768 kHz oscillator applies.

The intrinsic properties of quartz make it a uniquely simple device for highly accurate and stable frequency generation. Crystals are not a primary frequency standard but used with care can provide stability far in excess of most requirements. Various configurations of oscillator circuits exist to enable the designer to implement such a source. Its performance, however, is largely dependant on the environment and its associated electrical components. Firstly, consider the basic element—the crystal itself.

A quartz crystal is a mechanically moving system and is very dependant on the environment in which it is operating. The encapsulation will therefore critically affect the long term stability and is a major cause of crystal aging. The choice of crystal holder is important; there are four main types:

**TABLE I. Crystal Types** 

Crystal Type	Aging
Solder Sealed	100 ppm/year
Resistance Welded	4 ppm/year
Cold Welded	2 ppm/year
Glass Enclosed	1 ppm/year

The solder seal units have relatively poor aging characteristics and have now been superceded by resistance welded units. The other three types offer good aging characteristics

The exact frequency of oscillation is also dependent on the ambient temperature, therefore another important feature to bear in mind when choosing a crystal is the Frequency/ Temperature characteristic. If a typical manufacturer's specification is consulted it can easily be seen that there is quite a variation in stability for different temperatures; stabilities of  $\pm 20$  ppm over a range of  $-20^{\circ}\mathrm{C}$  to  $+70^{\circ}\mathrm{C}$  are not uncomposed.

The capacitors are the components that are most likely to affect the accuracy of the oscillator and care must also be exercised in selection. Since the oscillator plays such an important part in the accuracy of the DP8570A (both timers and real-time selection) it is vital to use good quality examples. There are various types of capacitors available which offer close tolerances and good temperature coefficients. Any of these would be suitable in this application.

**TABLE II. Capacitor Types** 

Capacitor	Typical Tolerance	Typical Temp Coef.
Polycarbonate	5%	50 ppm/°C
Ceramic	10%	30 ppm/°C
Silver Mica	1%	35 ppm/°C

Trimmer capacitors with polypropolene dielectrics give a poorer temp coefficient when compared with those above (typically 300 ppm/°C approx). However, they offer the benefit of allowing the oscillator to be tuned for optimum results.

The oscillator components must be built as close as possible to the pins of the device so as to minimize stray capacitance. The oscillator circuit pins are high impedance nodes and are susceptible to noise coupling from adjacent lines, hence the oscillator should also be surrounded by a guard ground. The maximum length of PCB tracks on either pin is 2.5 cm, longer tracks will reduce oscillator stability.

The accuracy and stability of the oscillator is dependent on various factors; principally external components used, ambient temperature and aging. The information given above is included as a guide to the problems encountered in designing a stable oscillator circuit. Manufacturers specifications should be consulted for more comprehensive data before embarking on designs.

Figures 4a and 4b show typical curves of frequency temperature characteristics of tuning fork and A-T cut crystals.

#### **DP8570 OSCILLATORS**

For the DP8570A, the configuration of the crystal oscillator is the standard Pierce parallel resonant oscillator arrangement which has been designed for low power consumption and high stability, this is shown in *Figure 1*. The external components required are a crystal and two capacitors to provide the correct output loading. The configuration recommended is that of a fixed capacitor and a variable trimmer capacitor, adjusting the trimmer allows the crystal loading (and hence the oscillator frequency) to be fine tuned for optimum results. All other components are on-chip.

The DP8570A has three selectable oscillator frequencies which can be used as a clock source, these are split into two groups, there is the high frequency oscillator and the low frequency oscillator. When programmed for low frequency operation, a small low power inverter is selected along with the relevant bias and feedback resistors, similarly for high frequency operation a larger inverter with a different pair of resistors is selected, *Figure 1* illustrates the basic concept.

A fourth option is available, but this is for driving the OSC IN pin with an external 32.768 kHz signal. In this mode the OSC OUT pin is not connected.

The three different crystals frequencies are; 32.768 kHz, 4.194304 MHz or 4.9152 MHz, see data sheet for full explanation of crystal selection. The recommended capacitance values for these crystals are shown in Table 3.

**TABLE III. Oscillator Capacitors** 

	Variable (Osc In)	Fixed (Osc Out)
32.768 KHz	2 pF-22 pF	47 pF
4.194304 MHz	0 pF-80 pF	68 pF
4.9152 MHz	29 pF-49 pF	68 pF


For optimum performance it is recommended that the variable capacitance is placed on OSC IN. The typical value quoted for the trimmer capacitor is the value that the manufacturer quotes for these commercially available types and which will allow accurate tuning of the oscillator. It is not meant to show the range or tolerance of an equivalent fixed value.

This range is also based on a typical circuit board layout and may have to be changed depending on the parasitic capacitance of the printed circuit board or fixture being used. In all cases the load capacitance specified by the manufacturer is what determines proper oscillation. This load capacitance is the series combination of capacitance on each side of the crystal with respect to ground.

It is perfectly feasible to use two fixed values, however this will not allow optimum setting of the oscillator frequency. For example a 12 pF fixed capacitor with a tolerance of

 $\pm$  10% is a good substitute for the trimmer capacitor in a 32.768 kHz application.

The HF oscillator has been designed primarily for 4 MHz operation therefore greater care should be exercized when choosing external components for 5 MHz operation. The best configuration for the 5 MHz operation is to use a fixed capacitor in parallel with a trimmer capacitor on the OSC IN pin. Note the small variation of the OSC IN capacitance required to ensure correct start-up and oscillation.



eft ebom eint eil lannis geblier se se lannisse FIGURE 1. DP8570A Oscillator jant eine noomoo ent ere erollosuso ent

Fixed (Osc Out)	
	4.184304 MHz

Typical Tamp Coefi	Tolerance Tolerance	
	596	Polycarbonate
	961	Silver Mica

exercised in selection. Since the oscillator plays such an

orer temp coefficient when compared with those above pically 300 ppm/°C approx). However, they offer the bent a allowing the oscillator to be tuned for optimum results.

#### **CALIBRATION ROUTINE**

A calibration routine is necessary to maintain the oscillator output at the desired accuracy and thus optimize time keeping accuracy. The problem with calibrating these types of circuits is accessing the oscillator frequency. No test equipment should be connected directly to either oscillator pin, as the added loading will alter the characteristics of the oscillator making accurate tuning impossible.

For the DP8570A, the calibration can be accomplished using the Multi-Function Output (MFO) pin of the device. The MFO pin can be programmed for several different functions.


- 1. Buffered Crystal Output
- 2. Second Interrupt Pin
- 3. Timer 0 Output

The crystal frequency can be made available at this pin. Since it is buffered a measuring device can be connected directly to it and the oscillator will remain unaffected. Further, this task can be accomplished under software control and without entering test mode.

Adjustment of the oscillator can be carried out using the setup shown in *Figure 2*, by tuning the capacitance C1 the user can see what effect this variation has on the frequency value.

The following sequence of operations is the calibration routine that is required when setting up the oscillator.

- 1. Main Status Register. Write 01xx xxxx. Select RS = 1, PS = 0.
- Output Mode Register. Write 1011 xxxx. Select MFO as buffered oscillator with push/pull and active high configuration.
- Real Time Mode Register. Write 0000 0000. Select desired crystal frequency (32,768 kHz).
- Main Status Register. Write 00xx xxxx. Select RS = 0, PS = 0.
- Periodic Flag Register. Write 00xx xxxx. Select Battery backed mode and ensure not in test mode (bit D6 = 1 for single supply mode).
- Monitor the MFO pin with an oscilloscope and observe that the oscillator is functioning at approximately its correct frequency.
- 7. Connect a frequency measuring instrument to the MFO
- Care should be exercised when choosing an instrument with which to measure the frequency. To achieve accuracies of 10 ppm or greater high resolution high accuracy instruments only should be used. Instruments recommended are HP 5334A or PHILLIPS PM 6654.
- Adjust the trimmer capacitor until the desired accuracy is obtained (2 ppm should be achievable). Figure 5 shows the relationship between frequency error or in ppm vs time gained/lost in minutes/year.



#### TEST CONSIDERATIONS of the Manager author Considerations

Under test conditions a crystal cannot be used as there is no control over its output, a pulse generator must be used to clock the device in a controlled manner. This presents correlation problems when measuring  $I_{DD}/I_{BB}$  because the clock signal used in testing is a square wave and the values for current consumption will be different. The graphs in Figure 3 show the values of operating current ( $I_{DD}$ ) and standby current ( $I_{BB}$ ) for different temperatures, voltage and crystal.

The graph that is the most important is I<sub>BB</sub> at 32.768 kHz, the data sheet states that no more than 10  $\mu\rm A$  of standby current will be consumed across temperature for V<sub>BB</sub> = 3V. Typical values at T = 25°C (V<sub>BB</sub> = 3V) as measured on the tester are approximately 4  $\mu\rm A$ , this compares with 6  $\mu\rm A$  as measured with a crystal. If a user wishes to use the 10  $\mu\rm A$  specification, he must limit the battery supply to approximately 3.5V, (see Graph 3a). Graph 3b shows that the standby current does not vary a great deal with temperature.

For the  $I_{CC}$  measurement a typical value at  $V_{CC}=5.5 V,$   $T=25^{\circ}C$  is 160  $\mu A$  as measured with a tester as opposed to a value of 162  $\mu A$  with a crystal. There is little difference between the two values. The same cannot be said for the high frequency crystals, the tester figure of 210  $\mu A$  for  $V_{CC}=3 V,$   $T=25^{\circ}C$  compared to only 97  $\mu A$  for a crystal. The reason for this is as follows, when forcing with a clock source the current is largely dependent on the capacitance at the OSC OUT pin, the larger the value the larger the current drawn.

During testing the OSC OUT pin cannot be bent out of the test socket therefore there will aways be some value of stray capacitance connected to OSC OUT. Hence, increased current will always be expected.

For the lower frequency crystal the stray capacitance on OSC OUT does not play a major part so the current is greater because of the greater rate of change of the square wave compared to the sine wave output of a crystal.

#### CONCLUSION

The calibration of crystal oscillators is fairly straight forward but is of prime importance and as can be seen this task can be accomplished very easily. Regular monitoring of the oscillator frequency can thus be performed with no major disruption to the device's operation.




FIGURE 3a. Standby Current against Battery Voltage T = 25°C (32.768 kHz)




FIGURE 3b. Standby Current against
Temperature (32.768 kHz)




FIGURE 3c. Operating Current against Supply Voltage (32.768 kHz)




FIGURE 3d. Standby Current against Battery Voltage (4.194304 MHz)




FIGURE 4a. Frequency Temperature Characteristic for a Typical 32.768 kHz Tuning Fork Crystal




FIGURE 4b. Frequency-Temperature-Angle Characteristics of Plated AT-Type Natural Quartz Crystal Resonators (from "Crystal Oscillator Design and Temperature Compensation")




FIGURE 5. Oscillator Error in % or PPM vs Error in Time

13

## **Test Considerations**

Primarily the test mode is used by National Semiconductor to ease the testing of device at manufacture. However, some users may wish to implement testing of devices prior to being used in designs. The purpose of this application note is to give the user insight into what is involved when testing the DP8570A Timer Clock Peripheral (TCP). The complete range of test mode features is presented here along with notes on how to use them. General testing guidelines are also given which should help the user to avoid some of the pitfalls at the design-in stage.

#### INTRODUCTION

The real-time clock section of the DP8570A is a series of cascaded registers. To test the correct roll-over of each register in this configuration would take a very long time. For example, if clocked in real-time (100 Hz), testing would take 100 years to complete, obviously this is unacceptable.

Similar problems exist when testing the timers. Each timer is 16 bits wide. If it were to be tested in normal operation, 65536 (2<sup>16</sup>) pulses are required to produce a cycle in the 16th bit in the chain. This will result in an intolerable increase of testing time.

There are further test considerations with the timer prescaler section of the device. These sections contain frequency divider circuits. The easiest way to test these dividers is to measure the frequency of the output and relate it to the frequency of the input. However, with some standard production machines it is difficult to measure frequency. Therefore it will be difficult to check the various outputs of the timer prescaler.

The actual method of testing these prescalers is to apply a set number of pulses to the input of the divider and monitor the output for a change of state. For example, to test the divide by 32000 counter, that number of pulses would have to be applied to produce an output pulse. If the normal timer prescaler configuration is used it will take one full second waiting for the divide by 32000 counter to cycle.

#### **TEST MODE FEATURES**

To overcome testing difficulties of the types discussed a test configuration has been designed into the device, which

can be implemented via software. Due to the complex nature of the TCP a complete register is required to control the various test functions. This register is situated at RAM location 1F (hex) on page 0 (see datasheet for details of addressing).

The byte associated with this address is normally a general purpose RAM location. When in test mode, the register can be programmed to implement various test configurations. To enable these functions the test mode enable bit (D7) in the Periodic Flag Register (PFR) must be programmed high. For normal operation this bit must be programmed low. The Test Mode Register configuration is shown in *Figure 1*.

t	D7	D6	D5	D4	D3	D2	D1	D0
	OSF	CDD4	CDDO	CDD4	CDDA	FMC	CTR	DIR
	OSF	CHBI	CHBU	SHBI	SHBU	EIVIC	TEST	CLOCK

FIGURE 1. Test Mode Register

The functions of the various bits in the test mode register are outlined below. Bits D0,D1 are for the real time and associated sections, while bits D2 to D6 are dedicated for timer use. D7 is for general use.

**DIR CLOCK:** This is the Direct Clock bit. When programmed high, the oscillator dividers (32 kHz and 1 kHz) and the pulse subtractor in the clock prescaler are bypassed. Thus the counters in the real-time section may be clocked directly from a signal presented to the OSC IN pin. To implement the by-pass correctly, the frequency select bits D6,D7 in the Real-Time Mode Register, must be programmed such that the 4 MHz and 5 MHz divider chains are also disabled (see *Figure 2*). The correct programming for this is D6,D7 = 0 or D6.D7 = 1.

The 4 MHz and 5 MHz dividers can be tested in isolation using the following:

The output of these dividers will then be connected directly to the 1/100 second counter.




FIGURE 2. Clock Prescaler (with Test Bit)

TL/F/10357-1

CTR TEST: This is the Counter Test bit. When programmed high this bit re-configures the real-time counters into the test mode configuration (see *Figure 3*). These counters can then be clocked in parallel thus reducing the test time.

Note that the normal maximum operating frequency of these counters is 100 Hz and the low frequency oscillator is designed to work at approximately 32 kHz. Therefore if fast clocking via the OSC IN pin is attempted serious signal degradation will occur, making testing impossible. For these reasons it is recommended that for a  $V_{BB}=3V$ , a maximum clock rate of 200 kHz (2.5  $\mu s$  pulse width) is used on all tests where the OSC IN pin provides the clock source. When testing the device using clock bursting, the clock must be a return-to-one signal. It is not recommended that the OSC OUT pin be used as a clock source, and must not be connected.




FIGURE 3. Real Time Counters, Test Mode Configuration

**EMC:** This is the Enable MSB Clock bit. When programmed high it enables the most significant bytes (MSBs) of both 16-bit counters to be clocked directly. Note that the LSB's of the counters must contain 00(hex) for this to be accomplished correctly. This allows the timers to be tested in two halves, which will give a total of  $2 \times (2^8)$  possible states instead of  $2^{16}$  significantly reducing the test time.

**SRB0:** This is the Signal Route Bit for timer 0 prescaler. When programmed high this bit routes the selected clock to the timer 0 output.

**SRB1:** This is the Signal Route Bit for timer 1 prescaler. When programmed high this bit routes the selected clock to the timer 1 output.

The inclusion of the "SRB" bits means that a more modular approach to timer testing is achieved because the timer prescalers can be tested in isolation.

The clock select bits in the Timer Control Register are used to route the required clock to the multiplexer output "selected clock", of the prescaler, see *Figure 4*. Note that timer 0 output is accessed using the Multifunction Output (MFO)

pin, see datasheet for details. However, timer 1 output can be accessed directly using the Timer 1 Output (T1) pin.

CRB0: This is the Crystal Route Bit for timer 0 prescaler. When programmed high this bit routes the external crystal frequency to the dividing counters in timer 0 prescaler which are normally driven by the internal 32.0 kHz signal. See Figure 2.

CRB1: This is the Crystal Route Bit for timer 1 prescaler. When programmed high, this bit routes the external crystal frequency to the dividing counters in timer 1 prescaler which are normally driven by the internal 32.0 kHz signal.

The "CRB" bits allow all the timer prescaler dividers to be clocked directly from the OSC IN pin. This allows fast clocking of these circuits plus allowing a known number of pulses to be input. Note that the frequency select bits in the Real Time Mode register need to be programmed correctly for this section as well (D6,D7 = 0).

**OSF DISABLE:** This is the OSC Fail Disable bit. When programmed high this bit causes the OSC FAIL detect circuitry in the clock prescaler to be disabled.

One of the features of the DP8570A is its ability to detect when an oscillator fail has occurred. Oscillator failure is indicated by reading bit D6 in the Periodic Flag Register. When an oscillator fail is detected four functions are performed.

- 1. The OSC fail flag is set.
- The clock start/stop bit (CSS) in the Real Time Mode register is reset, preserving the time that the oscillator stopped.
- Overrides the lockout circuitry ensuring that the processor interface is not locked out when an oscillator fail has occurred.
- Presets battery bit (D6) in PFR (selects the single power supply mode).

Under test conditions a crystal cannot be used because there is no control over its output. A pulse generator must be used to clock the device in a controlled manner. Obviously, under these single-step conditions the oscillator fail circuitry will detect a lack of oscillation and perform the functions mentioned. Therefore for certain tests it will be necessary to disable the effect of OSC fail (where CSS must remain active for example), this is accomplished using the OSC Fail Disable bit.

To get access to the OSF Disable bit, the test mode enable bit (D7 in the PFR) must be written high first. The order is important. The OSF Disable bit must also be programmed back to zero when testing is complete. This is to avoid drawing excess current in standby mode. When initial power is applied, this bit has been designed to power-up in the inactive state, ensuring that the TCP will not enter a state of permanent lockout when power is applied.

The implications of function 4 are also important when considering the fact that a pulse generator is used to provide the clock source. The amplitude of the output signal should be equal to the power supply of the oscillator (V<sub>OSC</sub>).

In battery backed mode  $\begin{array}{c} V_{OSC} = V_{BB} \\ \text{In single power supply mode} \end{array}$ 

When testing the device in battery backed mode, and using single pulses, the following steps are necessary to ensure that the device is in the correct mode.

 MSR
 00
 RS = 0

 PFR
 80
 Test Mode Enable

 TST
 80
 OSC Fail Disable Bit

 PFR
 80
 Battery Bit and Test Mode

The reason the PFR has to be written twice is that the OSC FAIL signal will preset the single supply bit (D6) and has to be disabled before D6 can be written to.

#### Read/Write Considerations

In the DP8570 the bits in the address space consist not only of normal read/write bits but also flags, read-reset flags, write-1 reset flags and a dual function bit. The user should be aware of these when attempting to read/write to the

## Read/Write Bits | 0.58 Ismetal edited nevrib villamion era

MSR	D6,D7 Only not set the work and "880" ent
TCR0, TCR1	clocked directly from the OSO IN pin 70-00

D7 Only a priwalls aulg ationia each to pri-D0-D5, D7 upon and tent etoM Jugal ed of

IRR Time Mode register need to be putilis section as well (D6,D7  $\approx$  0). RTMR D0-D7

(Bit D3 will remain at 0 unless in test mode or the oscillator is running)

In the clock prescaler to be disabled. 70-00 ICR0, ICR1 D0-D7 ACCESSO and to saturate and to ano

1/100 sec D0-D7

SECONDS D0-D6 (D7 Always 0)

D0-D6 (D7 Always 0) **MINUTES** HOURS 24 hr D0-D5 (D6,D7 Always 0)

HOURS 12 hr lant D0-D411 privageng Jean at releipen

(D5,D6 Always 0, D7 = am/pm Bit)

DAY of MONTH D0-D5 (D6, D7 Always 0)

MONTH D0-D4 (D5-D7 Always 0) YFAR D0-D7

DAY of YEAR D0-D7

100's DOY D0, D1 (D2-D7 Always 0) D0-D2 (D3-D7 Always 0) DAY of WEEK

The rest of the address locations are all read/write but certain precautions need to be observed to get a correct response. It is recommended that the control section is reset to all zeros before attempting to write to the rest of page 0 locations. on pollerago municam lamon edt ladt etol/

## these counters is 100 Hz and the low frequency oscillars

The flags are read only and are set and reset by events inside the device. They are situated at the following locais recommended that for a Vas =

Batt Low Flag Power Fail Flag Interrupt Status Flag Dual Function D6 of PFR

When READ, D6 of the PFR will give the contents of the OSC FAIL flag. When WRITTEN, D6 sets up the power supply mode of the DP8570A. Writing a "1" selects single power supply mode, writing a "0" selects the battery backed

The implications of this are quite important because there is no direct way the user can tell which power supply mode is selected. The only way of determining the mode is by monitoring the OSC OUT pin. The amplitude of this signal will be approximately equal to the value of VOSC.

In battery backed mode the amplitude will be VBB, in single supply mode the amplitude will be V<sub>CC</sub>. Most of the time, the OSC OUT pin may be measured using a 10 M $\Omega$ , 10 pF probe. However, when the high frequency oscillator, the oscillator may stop. For this case a higher impedance, lower capacitance probe may be needed.




FIGURE 4. Timer Prescaler (with test bits)

route the required clock to the multiple

The only way of determining the mode is by monitoring the OSC OUT pin. The amplitude of this signal will be approximately equal to the value of V<sub>OSC</sub>.

In battery backed mode the amplitude will be  $V_{BB}$ , in single supply mode it will be  $V_{CC}$ . This technique is helpful when using either a pulse generator or crystal as the clock source. However, care should be taken if probing OSC OUT when a crystal is used, as the probe capacitance could stop the oscillation. As a minimum, a 10 Meg, 10 pF probe is recommended.

The read-reset flags are situated at D0–D5 of the PFR and are read only. Internal events inside the device set the flags and they are reset when read.

The write-1 reset flags are situated at D2-D5 of the MSR. They can be read as a 1 or 0, and are set by internal events inside the device. Writing a 0 to these bits will have no effect. Writing a 1 will reset these flags.

#### CONCLUSION

The purpose of this note is to provide some insight into the complexities of testing the DP8570A. It shows how various tests can be carried out efficiently by designing testability into a device. The actual testing implemented by the user can be simple or comprehensive and only those features required need be utilized.

This application note deals primarily with using the timers on the DP6570A. It has dedicated timer pins; an external clock oin with up to 10 MHz operation, a hardware gate/hold pin per timer and a timer output pin. Further information is given on the DP6571A which does not have those pins, hence reducing the pin-count, but has the additional feature of being able to cascade the timers. This gives use of a timer of up to 32 bits.

The timers of both Timer Clock Peripherals have four modes of operation, seven crystal derived internal clock frequencies, programmable output/interrupts and standby operation.

Each timer, To and T1, has two 8-bit registers (MSB/LSB) coossed in page 0 of the DP6570A internal memory. The rumber in these registers is loaded into a 16-bit counter when the timer is started and the counter is decremented by the selected input clock, hance controlling the timer output. Tasetting the timer start/stop bit stops the timer and puts its output into its inactive state (high or low depending on how

The County Count

# Flexible Timers on the DP8570A and DP8571A

# National Semiconductor of principles of Application Note 595 of 10 electrons of Turns of Unit Mitchell electrons of the September of the Septe



#### 1.0 INTRODUCTION

The DP8570A/71A/72A/73A family are Real Time Clock devices for use in microprocessor based systems. They are fast access low power devices with power fail protection, standby battery operation, multiple interrupts and RAM. In addition, the DP8570A and DP8571A "Timer Clock Peripherals" have two independent 16-bit binary countdown timers.

The purpose of this note is to provide

This application note deals primarily with using the timers on the DP8570A. It has dedicated timer pins; an external clock pin with up to 10 MHz operation, a hardware gate/hold pin per timer and a timer output pin. Further information is given on the DP8571A which does not have these pins, hence reducing the pin-count, but has the additional feature of being able to cascade the timers. This gives use of a timer of up to 32 bits.

The timers of both Timer Clock Peripherals have four modes of operation, seven crystal derived internal clock frequencies, programmable output/interrupts and standby operation.

#### 2.0 DP8570A TIMERS (Figure 1)

Each timer, T0 and T1, has two 8-bit registers (MSB/LSB) accessed in page 0 of the DP8570A internal memory. The number in these registers is loaded into a 16-bit counter when the timer is started and the counter is decremented by the selected input clock, hence controlling the timer output. Resetting the timer start/stop bit stops the timer and puts its output into its inactive state (high or low depending on how

the output is programmed). Every time the start/stop bit is set the initial value in the MSB/LSB registers is reloaded by the next selected timer input clock. A gate signal, however, is also required in mode3 before loading occurs.


Normally when accessing the data at the address of the MSB/LSB registers, only the initial load value will be read. However, if the timer read bit is set, the MSB/LSB of the counter itself will be read. This allows the user to read the counters *on-the-fly*, without disturbing timing.

The user might encounter a problem when the timer read bit is set just as the counter is reloading. In this case there is a possibility of erroneously reading a value FFhex. The user should choose initial register values other than FFhex, reject any FFhex read on-the-fly and try the read operation again.

The T0 and T1 timer start/stop bit and timer read bit are in their respective timer control registers. Each timer control register contains the following bits:

- D0 Timer Start/Stop
- D1 Mode Select M0
- D2 Mode Select M1
- D3 Input Clock Select C0
- D4 Input Clock Select C1
- D5 Input Clock Select C2
- D6 Timer Read
- D7 Count Hold/Gate

The programming of this and other timer related registers is described in Section 3.0.



3-54

#### 3.0 USING DP8570A TIMERS

The following steps should be considered when using the DP8570A timers.

- a) Mode selection to give desired output waveform.
- b) Input and frequency selections to give countdown rate of timer.
- c) Output and interrupt selections.
- d) Standby conditions (if backed up).

#### 3.1 Mode Selection

Four output waveforms are obtainable from the DP8570A, selected by two bits in the timer control registers (Table I).

TABLE I. Timer Control Registers Mode Bits D2, D1

M1	MO	Mode
0	0	3 02. 3
0	1	1
1	0	2
1	and had had	3

#### 3.1.1 MODE 0: Single Pulse Generator (Figure 2)

In this mode, a timer output will become active and its counter will decrement once its start/stop bit is set. As soon as the count reaches zero, the start/stop bit is automatically reset and the output returns to its inactive state. Hence the active time (pulse width) is

#### Timer Clock Period × Number in Counter.

The pulse width can be increased by temporarily stopping the clock in two ways. One is to set the timer count hold/gate bit and the other is to put the respective G Input pin to a logic one state. The count-down is resumed once the count hold/gate bit is reset or G input is returned to logic zero.

## 3.1.2 MODE 1: Rate Generator (Figure 3)

In this mode, a timer output will become active and its counter will decrement once its start/stop bit is set. When the count reaches zero, the output goes inactive for one timer clock period. The counter is reloaded with the number in the registers. On the next clock the output goes active again and the sequence continues until the start/stop bit is reset. The period is

Timer Clock Period × (Number In Counter + 1)

and the (inactive) pulse width is the timer clock period. As in mode 0, the count-down can be suspended by setting the count hold/gate bit or using the G input pin.

#### 3.1.3 MODE 2: Square Wave generator (Figure 4)

In this mode, a timer output will become active and its counter will decrement once its start/stop bit is set. On the clock after the count reaches zero, the output goes inactive. The counter is reloaded with the number in the registers and the counter will decrement to zero again before returning to the active state. The sequence continues until the start/stop bit is reset. The period is

#### 2 × Timer Clock Period × (Number In Counter + 1)

with a 50% duty cycle. As in mode 0, the count-down can be suspended by setting the count hold/gate bit or using the G input pin.

#### 3.1.4 MODE 3: Retriggerable One Shot (Figure 5)

In mode 3, a timer output will not become active as soon as its start/stop bit is set. A trigger is also required to start a pulse. The trigger is either setting the count hold/gate bit or the rising edge of a pulse on the respective G input pin. (A trigger pulse as short as 25 ns can be used.) This trigger puts the timer output in the active state and initiates the timer count-down sequence. When the count reaches zero, the output goes inactive until another trigger is given. The pulse width is

#### Timer Clock Period × Number in Counter.

If another trigger is given while the timer is still decrementing, the initial number from the timer registers is reloaded thus extending the pulse. The DP8570A remains operational in this mode until the start/stop bit is reset.





FIGURE 2. Mode 0—Single Pulse Generator



3




FIGURE 4. Mode 2—Square Wave Generator




FIGURE 5. Mode 3—Retriggerable One Shot

#### 3.2 Input and Frequency Selection

Internal Counter Clock Timer Start/Stop

The DP8570A has a real time clock which can operate from any of four different crystal frequencies. The crystal frequency is selected in the real time mode register (Table II).

CHG Bit or Gate Pin Timer Output Active-hi

TABLE II. Real Time Mode Register
Crystal Select Bits, D7, D6

XT1	хто	Crystal Frequency
0	0	32.768 kHz
0	1 1	4.194304 MHz
1	0	4.9152 MHz
1	1	32.000 kHz

This crystal frequency or a lower frequency derived from it can be used to clock the timers by programming the C2, 1, 0 bits in the timer control registers (Table III) to values 001 to 111 inclusive.

TABLE III. Timer Control Registers Input Select Bits, D5, D4, D3

C2	C1	CO	Timer Clock
0	0	0	External
0	0	1333	Crystal Frequency
0	1	0	(Crystal/Freq.)/4
0	1	1	93.5 μs (10.7 kHz)
1	0	0	1 ms (1 kHz)
1	0	1	10 ms (100 Hz)
1	8-St. 101/3/	0	0.1s (10 Hz)
1	1	1	1s (1 Hz)

Alternatively, the DP8570A timers can be clocked externally via the TCK pin by writing 000 to these input clock select bits. Falling edges of a 50% duty cycle input on the TCK pin clock the timer(s) at up to 10 MHz.

The other DP8570A timer input pins are G0 and G1 for timers T0 and T1 respectively. Their action depends on the mode selected and is described above.

#### 3.3 Output and Interrupt Selections

The T1 pin on the DP8570A is a dedicated output from timer 1, whereas the MFO pin can be configured as the timer 0 output by programming the output mode register (Table IV).

TABLE IV. Output Mode Register
Output Pin Configurations

D7	D6	MFO
0	0	INTR
0	1	ТО
1	X	OSC

MFO	D7 D6	0 (For Timer/INTR Output) T0/2nd-INTR
MFO	D5 D4	Push-Pull/Open-Drain Active-Hi/Active-Lo
INTR	D3 D2	Push-Pull/Open-Drain Active-Hi/Active-Lo
Now Jinua	D1 D0	Push-Pull/Open-Drain Active-Hi/Active-Lo

The output mode register also sets up the T1, MFO and INTR pins as active high or low, push-pull or open-drain outputs individually. Care should be taken not to connect an open drain output to a voltage above the supply voltage in use at the time (i.e., normally V<sub>DD</sub>, but V<sub>BB</sub> in standby).

Whenever a timer goes to its inactive state (except when the start/stop bit is reset), it generates an interrupt, setting a bit in the main status register (Figure 6). Interrupt control register 0 includes one bit for each timer (D6, 7 for T0, 1 respectively) to enable the interrupt at an output. The interrupt routing register has one bit per timer (D3, 4 for T0, 1 respectively) to route the interrupt to either the INTR pin or MFO pin (if programmed as a second interrupt pin). The interrupt status bit (D0 of the main status register) is also set when an interrupt (timer, alarm, powerfail or periodic) is pending at an output pin. Writing 1's to the main status register resets interrupts.

#### 3.4 Standby Operation

The DP8570A power supply mode should be programmed on initial power-up by writing to bit D6 of the periodic flag register. Write 1 for single supply mode (hence no standby features) or 0 for battery backed-up mode. If thus configured, the device will enter "standby" mode if V<sub>BB</sub> > V<sub>DD</sub>. (See datasheet for hardware configurations.)

In standby the timers are still operational if bit D5 of the real time mode register is set, and if so, timer (and other) interrupts can be operational in standby if bit D4 is set. The TCK and G input pins, however, are locked out. In standby, MFO, INTR and T1 outputs are automatically configured in as open-drain outputs. When power is restored ( $V_{\mbox{\scriptsize DD}} > V_{\mbox{\scriptsize BB}}$ ) they return to the output mode register configuration.

#### 3.5 Power-Fall Operation is solved a ni stemil pritatego ti

If a low going power loss signal is detected at the PFAIL pin, timer operation is unaffected, but the databus will be locked out

#### 4.0 PROGRAMMING STEPS from teet his ton beautiful

The following steps are recommended for setting-up DP8570A timer(s) after initial power-up.

- a) Main Status Register: PS = 0, RS = 1.
- b) Real Time Mode Register: Set crystal bits (Table II) and standby operation bits.
- c) Main Status Register: PS = 0, RS = 0.
- d) Periodic Flag Register: Set bit D6 for single-supply mode or reset it for backed-up mode and reset D7 so that the device is not in test mode.
- e) T0 and/or T1 Control Register: Reset start/stop bit (D7) to ensure timers are not running.
- f) Interrupt Routing Register: Route T0/1 interrupts (0 to INTR, 1 to MFO) if required.
- g) Main Status Register: PS = 0, RS = 1.
- h) Output Mode Register: Configure T1, INTR and MFO Outputs (Table IV).
- i) Interrupt Control Register 0: Set T0/1 interrupt enable bits if required.
- j) MSB/LSB T0/1 Registers: Load values for timer counter(s).
- k) READ: main status register to clear old interrupts.
- I) Main Status Register: PS = 0, RS = 0. 10 aniq Jugal D
- m) T0 and/or T1 Control Registers: start timer(s) with bits set for mode (Table I) and input clock (Table III).




FIGURE 6. DP8570A Timer Interrupts T abom said of boat 1T no spette on even set

iper ebont fuglio eff in alid IT and IT ewe?\ TL/F/10372-6

clock from some crystal frequency, with power supply configured and not in test mode. This example produces a 10 ms high pulse output (push-pull) every one minute using timer 1.

TABLE V. Programming Example

Write D7-0	Addr.	Reg.	Action
00000000	00000	MSR	PS=RS=0
00000000	00010	TCR1	T1 Stopped
00000010	00000	MSR	RS=1
0xxxxxxx	00011	ICR0	Disable T1 Intr.
00010111	10010	MSB1	} Timer
01101111	10001	LSB1	} Counter = 5999
xxxxxxx10	00010	OMR	T1 = p-p, act.hi
00000000	00000	MSR	RS = 0
00101011	00010	TCR1	Start T1: Mode 1, 10 ms Input Clock

(x = Don't care in this example, but may affect other DP8570A operations.)

#### **5.0 SYNCHRONIZATION ERRORS**

As the operation of starting and stopping timers is normally asynchronous to the timer input clock, an error of up to one timer input clock period may occur. Similarly, when using the G input pins or count hold/gate bits, the following synchronization errors can occur depending on timer input clock selected:

#### 6.0 DP8571A

The DP8571A differs from the DP8570A in the following ways.

- a) It has no G0 or G1 input pins. The count hold/gate bits are fully functional however.
- b) It has no T1 timer output pin. The T1 timer read bit can be used as in the DP8570A to read the value in the timer counter and interrupts are fully functional also.
- c) The T1 bits in the output mode register (D1, 0) are RAM bits.
- d) It has no TCK input pin.
- e) An added feature of the DP8571A is it cascade mode, activated by programming T0 control register C2-0 input clock select bits to 000.

The C2-0 bits in the T1 control register are programmed to select its input clock (000 is not allowed).

#### 6.1 DP8571A Cascade Operation

In the cascade mode, the output of timer T1 is the input clock for T0 (Figure 7). The T1 bits in the output mode register have no effect on T1 and in this mode T1 output should Accessed a RUDFI be considered as active-low with falling edges clocking T0.

clock selected for T1), full range is increased from about 10.9 minutes to over 71 weeks. Also a larger variety of output waveforms can be realised by varying the values in the counters.

**TABLE VI. Some Powers of 2 for Reference** 

Power of 2	Decimal Value
	espectively) to route the intern
second interrupt pin). The	VEO pin (if programmed as a nterrupt status bit (CV of the ma
n powerfail of periodic) is	
can suista n12 ment of a'r n	4,096 ons is pribned
16	65,536 and steep note
20	1,048,576
24	1,048,576 16,777,216
bernmergorogad bluoris ebd	268,435,456
32	4,294,967,296

In cascade mode, timers cannot count down in binary from numbers greater than 65,535 if T1 contains any number other than FFFFhex. This is because T1's MSB/LSB register values are reloaded instead of FFFF when T1's count reaches 0000. The following example shows one way of working around this problem.

For countdown from 65,540 (00010004 hex) with cascaded timers:

- a) Reset Timer Control Registers. Audito and of made year
- b) Write 00hex to T0 MSB, 01hex to T0 LSB registers and 00hex to T1 MSB, 04hex to T1 LSB registers.
- c) Setup operating conditions for timers (outputs, interrupts, etc.)
- d) Start T0 cascaded from T1, in mode 0-3 as required.
- e) Start T1 with required input, in mode 1-3 as required.
- f) After first T1 input clock (which loads T1 counter) and before the T1 count decrements to 0000hex, write FFhex to both LSB and MSB T1 registers.

The cascaded counters will continue to count down in effect as a single binary counter.

However, in modes 1 and 2, when T0 and T1 both reach 0000hex, the last values written to their LSB/MSB registers will be loaded (i.e. T0 = 0001hex, T1 = FFFFhex) unless action is taken to restore T1's original values (0004hex in this case) beforehand. One method would be for T0 to generate an interrupt on reaching 0000hex, which initiates a software routine to write the required values to T1 LSB/MSB registers before T1 decrements to 0000.

- a) Set the enable MSB clock bit (D2): allows the two MSB halves of the timer counters to be clocked instead of the LSB halves (LSB must be 00).
- b) Set signal route bits 0 and 1 (D3, 4): routes the T0 and T1 selected input clock signal (inverted) to the output and interrupt logic of the device instead of the timer outputs.

prescalers driven from an internal 32 KHz signal. If the crystal route bit is set for a timer, then its prescaler is instead driven directly by the crystal oscillator. Hence, an external signal generator faster than 32 kHz can be used to speed up testing of the timer. Real time mode register crystal select bits should be set to 32 kHz or 32.768 kHz in this case.

(Test modes are featured in detail on National Semiconductor Application Note 589.)

TL/F/10372-7




FIGURE 7. DP8571A Cascade Mode, T0 Mode = T1 Mode = 1, Value in Counters; T1 = 3, T0 = 2

## Typical DP8570A Interface to the IBM PC/XT for the Purpose of Engineering Evaluation

The following information has been provided to assist the reader in developing an evaluation setup for the DP8570A family of Real Time Clocks. This interface was prototyped and debugged for use in an IBM PC/XT or compatible bus computer with an accompanying program written in the C language.

#### **Hardware Used**

The interface consists of:
DP8570A Timer Clock Peripheral
74ALS521 Address Decoder (I/O Hex 300 to 31F)
74ALS245 Transceiver (Data Bus Buffer)
Lithium Battery (3.4V Nominal)
Standard Pierce Parallel Resonant Crystal
(32.768 kHz, ±20 ppm)
Various Capacitors (±10%)
Various Resistors (1/6W ±10%)

Refer to the complete schematic provided. (Figure 1)

As shown on the schematic, T1, G1, G0 MFO, INTR, and TCK are available for monitoring purposes.

Pins T1, MFO, INTR, and TCK have 3.9k pull-up resistors to V<sub>BB</sub>. These resistors allow operation of T1, MFO, and INTR outputs during power down when in the battery backed mode. The resistor on TCK guarantees this input will not be floating.

National Semiconductor
Application Brief 43
Milt Schwartz



Pins G0 and G1 have 10k pull-down resistors to ground. These resistors ensure that Timer 0 and Timer 1 are enabled by the hardware.

a) Set the enable MSB clock bit (D2): allows the two MSB

A resistor divider was placed at the PFAIL pin in place of an external power fail signal (as suggested in the data sheet). This facilitates bus lockout during a power fail/return. The user may wish to simulate standby mode by changing the voltage at the PFAIL pin. For example, this may be accomplished by connecting a resistor (fixed or variable) in parallel with the 3.4k resistor.

Separate power supplies for V<sub>CC</sub> and V<sub>BB</sub> may be used in place of the system 5V supply and battery for the purpose of monitoring the supply currents.

#### Software

A demo program, TCP, was written in C language and designed to run on MS-DOS or PC-DOS. The program TCP consists of several pop up menus with the initial display as the main menu. This menu lists the available functions which may be called. Each pop up menu prompts for an entry and provides on-screen documentation.




FIGURE 1. DP8570A Timer Clock Peripheral Interface to IBM/XT

FIGURE 1. Although it's fabricated in low-power CMOS, the MMSS274 clock/catendar only is directly compatible

By installing a clock/calendar chip, some interface circuitry, a battery backup system, and two simple programs in your IBM PC, you can add a real-time hardware clock to your computer.

For many personal-computer applications, you need to use time-of-day information to time-stamp files (i.e., to keep track of when you initiated files and when you last updated them), run datebook software, enable autoanswer/autodial modems, and perform other tasks. The IBM PC-DOS maintains a software clock/calendar, but it requires you to enter both date and time from the keyboard every time you power up the computer. However, by adding an inexpensive hardware real-time clock, you can eliminate manual date/time entry.

To add a hardware clock to your PC, you need only a clock/calendar chip, some interface circuitry, a battery backup system, and two simple programs that let you initialize, read from, and write to the chip. You can use a chip like the MM58274 clock/calendar chip from National Semiconductor as a real-time clock. Although it's fabricated in low-power CMOS, the chip is directly compatible with TTL-level systems. Because of the chip's low current drain in standby mode (10  $\mu{\rm A}$  at 2.2V), you can use a small lithium battery

for standby operation. If the battery and clock chip are isolated from all other computer circuitry, the chip will continue keeping correct time for years in standby mode.

#### THE MM58274 CLOCK/CALENDAR CHIP

At the heart of the MM58274 are fourteen cascaded counters that provide the timekeeping functions (Figure 1). These counters range from tenths of seconds to tens of years; one of them keeps track of the day of the week. A 2-bit register keeps track of the years since the last leap year; you have to set this register during initialization, but it's not otherwise accessible to the user. The fastest counter (tenths of seconds) is clocked by a 10-Hz reference signal that the chip produces by prescaling the 32.768-kHz output of the internal crystal oscillator. As each counter rolls over, the resulting carry pulse clocks the next counter.

Each timing counter is individually addressable for reading or writing; when you place an address (in the range  $1^{\circ}_{HEX}$  through  $E_{HEX}$ ) on the MM58274's four address lines, the corresponding counter is connected to the four data lines for a data transfer in BCD format. Unused bits (eg, bit 3 in the tens-of-minutes counter, which counts only from 0 through 5) are forced to zero in the read mode and are ignored in the write mode.




FIGURE 1. Although it's fabricated in low-power CMOS, the MM58274 clock/calendar chip is directly compatible with TTL-level systems. It includes 14 cascaded counters that provide the timekeeping functions.

Printed previously by EDN Magazine.

TABL	E-1	1/0	Addr	200	Man
IADL	E 1.	. 1/ 0	Addre	255	IVI ap

HEX RANGE	USAGE
000-00F	
020-021	INTERRUPT 8259A
040-043	TIMER 8253-5
060-063	PPI 8255A-5 100 D = 9 8 ns/W villeups
080-083	DMA PAGE REGISTERS 1819/1919 10/18/18/
080-083 0AX	NMI MASK REGISTER
0CX	RESERVED TOTAL STEEL STE
OEX OEX	RESERVED ROOM ON THE SERVED
200-20F	CAME CONTROL
210-217	CALCARD THE STATE OF STATE OF STATE OF STATES
	EXPANSION UNIT of X3H08 pribbs auril
220-24F	RESERVED amound of redmun GOB edu
278-27F	RESERVED AND seem the boy
2C0-2DF	AST "SUPER PAK" CARD and to exercise RESERVED basis and describes only
2F0-2F7	
2F8-2FF	ASYNCH COMM (SECONDARY)
300-30F	MM58274 REAL-TIME CLOCK
310-31F	OTHER PROTOTYPE CARDS
320-32F	FIXED DISK and the Children of the Sworld
378-37F	PRINTER bbs erir as Ifew as S notatev
380-38C	SDLC COMM <sub>X3H</sub> 700 of X3H000) AYS83MM
380-389	BS COMM (SECONDARY) HOUR TEA HER
3A0-3A9	BS COMM (PRIMARY) nelaya naoy ni abnao
3B0-3BF	IBM MONOCHROME DISPLAY/PRINTER
3C0-3CF	RESERVED
3D0-3DF	COLOR/GRAPHICS
3E0-3E7	RESERVED
3F0-3F7	DISKETTE
3F8-3FF	ASYNCH COMM (PRIMARY)

Note that the timing counters account for only 14 of the chip's 16 addresses. The remaining two— $0_{\text{HEX}}$  and  $F_{\text{HEX}}$ —are described in *Figures 2* and 3, respectively. Address  $0_{\text{HEX}}$  operates as a control register when written to and as a status register when read from; address  $F_{\text{HEX}}$  is the clock-setting or interrupt register, depending on the state of bit DB<sub>2</sub> in the control register. (Note that the 16 MM58274 addresses can be offset from the IBM PC's  $0_{\text{HEX}}$  I/O address space. The chip might occupy locations  $300_{\text{HEX}}$  to  $30F_{\text{HEX}}$  in the computer's I/O space, for example, as Table I shows.)





FIGURE 2. The MM58274's control register (a), in response to a nibble written to it, determines mode, starts and stops the clock, and selects interrupt frequency. The status register (b), a read-only register, indicates changes in clock data and signals an interrupt. Both registers reside at address 0<sub>HEX</sub>, which may be offset from location 0<sub>HEX</sub> in a host computer's I/O space.



E-0698/11T TL/F/8990 (AEM, which is always

DB <sub>3</sub>	DB <sub>2</sub>	DB <sub>1</sub>	DBO	FUNCTION	COMMENTS
X	0	0	. 0	NO INTERRUPT	INTERRUPT OUTPUT CLEARED
0/1 0/1 0/1 0/1 0/1	0 0 0 1 1 1	0 1 0 0	1 0 1 0 1	0.1 SEC 0.5 SEC 1 SEC 5 SEC 10 SEC 30 SEC	START / STOP BIT SET TO 1 DB <sub>3</sub> = 0, SINGLE INTERRUPT DB <sub>3</sub> = 1, PERIODIC INTERRUPT
0/1	100	WS E	100 100 31 100	60 SEC	TL/F/8690-5

FIGURE 3. The state of bit DB<sub>2</sub> in the control register at address 0<sub>HEX</sub> selects one of two command registers at address F<sub>HEX</sub>. If the control register's DB<sub>2</sub> equals 0, then F<sub>HEX</sub> becomes the clock-setting register (a). If DB<sub>2</sub> is 1, then F<sub>HEX</sub> becomes the interrupt register (b).




FIGURE 4. The MM58274 requires relatively few support chips: Adding a bidirectional bus driver, a wait-state

The control register (address 0<sub>HEX</sub>, write mode) selects normal or test mode, clock start and stop functions, and interrupt start and stop functions; the register also determines whether the clock-setting register or the interrupt register will be accessed by the next write to address FHEX. The status register (address 0<sub>HEX</sub>, read mode) has only two active bits: the Interrupt flag and the Data Changed flag, which is set if any of the timing counters change state during a read operation. Both flags are cleared on completion of a read operation. The clock-setting register (address FHEX, control register bit DB<sub>2</sub> = 0, write mode) is used only during initialization to set 12- or 24-hr mode, the AM/PM flag (if the clock is in 12-hr mode), and the number of years (zero to three) since the last leap year. The interrupt register (address 0FHFX, control register bit DB2 = 1, write mode) determines the interval at which interrupts (if any) are generat-

The I/O channel of the IBM PC is an extension of the 8088 microprocessor bus. The control, address, and data lines of the IBM PC's I/O channel are essentially the same as those of the 8088  $\mu\text{P}$  bus, but the PC's I/O channel also has interrupt DMA (direct memory access) functions. In the PC, however, I/O addresses are limited to the range  $0_{HEX}$  through  $03\text{FF}_{HEX}$ , so that only 10 address lines (Ag through Ao) need to be decoded. In the Figure~4 circuit, a 74HCT688 8-bit comparator, via its P0 through P7 lines, decodes eight signals: the negative-logic OR of  $\overline{\text{IOR}}$  and  $\overline{\text{IOW}}$  (the I/O read and write strobes), the DMA strobe (AEN, which is always

low for an I/O operation), and the upper six address bits  $(A_9)$  through  $A_4$ ). The base address of the MM58274 is set by the six DIP switches connected to the corresponding Q inputs of the comparator. Address lines  $A_3$  through  $A_0$  are connected directly to the MM58274 address inputs.

The 74HCT688 compares the eight P and Q inputs for equality. When a P = Q condition becomes true, the comparator generates an active-low device-enable strobe ( $\overline{\text{DEN}}$ ). This signal enables the MM58274, a MM74HCT164 (a wait-state generator), and a 74HCT245 bidirectional bus driver connecting the clock data lines to the IBM bus. Pullup and pulldown resistors on the bus driver force the upper nibble of the IBM bus to 3<sub>HEX</sub> during an I/O read operation, thus adding 30<sub>HEX</sub> to the BCD output of the clock to convert the BCD number to the corresponding ASCII character.

You don't need to use DIP switches to change the base address of the MM58274 (you could, for instance hard-wire the address), but it's standard practice to include DIP switches on I/O interface cards that are added to any micro-computer. Take care not to assign the same I/O address or addresses to more than one device; if you do, I/O devices will contend for the bus, with unpredictable results. Table 1 shows the standard I/O addresses recognized by PC-DOS version 2 as well as the address space used by the MM58274 (300<sub>HEX</sub> to 30F<sub>HEX</sub>) and, incidentally, by the popular AST Super-Pack card. If you have any other add-in cards in your system, be sure to check the documentation




FIGURE 4. The MM58274 requires relatively few support chips: Adding a bidirectional bus driver, a wait-state generator, and an address decoder lets you implement all essential functions of the MM58274.


to determine which addresses they use, so you can avoid I/O address duplication.

#### ISOLATION PROLONGS BATTERY LIFE

The battery-isolation circuits in *Figure 4* prevent reverse current from flowing through the battery when the main power supply is on, and they minimize current drain in the battery backup mode. Diode D<sub>3</sub> (*Figure 4*) isolates the battery during system power-up. As long as the system power supply is at least one diode drop (0.6V) above the battery voltage ( $\sim$ 3V), diode D<sub>3</sub> is reverse-biased, and no current can flow into or out of the battery. If the supply voltage drops below this level, the battery powers the clock.

To prolong battery life in standby mode, you should eliminate all leakage paths to ground. Don't insert a switch in the  $\pm5\text{V}$  bus, though; that alone would be ineffective, as Figure 5 shows. A ground-disconnect switch (Q2 in Figures 4 and 5) eliminates leakage from the RD, WR, and  $\overline{\text{CS}}$  pins through the protection diodes. However, even when the ground-disconnect switch is open, a leakage path still exists through the  $\overline{\text{INT}}$  pin and an open-drain transistor to ground; thus, a second switch (Q3) is needed to open this path also.

When the system powers down, transistor  $Q_1$  shuts off, thereby also shutting off  $Q_2$  (the ground-disconnect switch),  $Q_3$  (the interrupt-disconnect switch), and  $Q_5$  (the power-failure detector). Shutting off these transistors not only isolates the negative terminal of the battery from the system ground bus but also breaks the leakage paths indicated in *Figure 5*.



TL/F/8690-7
FIGURE 5. To prevent leakage from the battery via CS,

RD, WR, and INT, you must break the INT path and disconnect battery negative from system ground. A switch in the +5V lead wouldn't break the leakage paths and thus isn't implemented.

When  $Q_5$  shuts off, the power-failure circuitry disables the clock chip by forcing the  $\overline{CS}$  (chip select) signal high. The  $\overline{CS}$  signal is the negative-logic AND of  $\overline{DEN}$  (the device-enable signal) and  $\overline{PFD}$ , both of which are active-low. If either one goes high (because the clock is not being addressed, or because system power is low or off), the two sections (IC<sub>4A</sub> and IC<sub>4B</sub> in *Figure 4*) of the 74HCT02 drive the  $\overline{CS}$  input high to disable the clock chip.

#### TIMING CONSIDERATIONS

Your interface circuitry will have to compensate for some incompatibility between the PC and the MM58274. The IBM PC requires that data be read from a device in three clock cycles (630 ns). However, the read-access time of the MM58274 is 850 ns. To slow down the computer, you need a wait-state signal that pulls the I/O CH RDY bus line low for one or more clock cycles. The wait-state generator (Figure 4) consists of an MM74HCT164 shift register, a negativelogic AND gate (IC<sub>4C</sub>, one section of a 74HCT02 NOR chip), and an open-collector inverter (ICIC, one section of a 74LS03). Until the clock is addressed, DEN remains high, clearing the shift register via inverter IC1B; at this time the QH output of the shift register is low. When the clock is addressed, DEN goes low, removing the CLR signal from the shift register and enabling the second input of IC4C so that I/O CH RDY goes low and puts the microprocessor into a wait state. Subsequent clock pulses gradually fill the shift register with ones, starting from the left. The number of wait states generated depends on which output of the shift register you use. This application uses the last tap, so that the microprocessor is delayed for eight clock pulses (8 × 210 ns). The delay allows plenty of time for MM58274 read and write operations to take place. When the QH output goes high, I/O CH RDY also goes high to terminate the wait state

Another incompatibility between the IBM PC and the MM58274 occurs in the write-cycle specification, t<sub>WD</sub> (Data Bus Hold Time Following Write strobe). The MM58274 requires the system to hold data for 200 ns after the end of the write strobe, whereas the IBM PC holds data on the bus for only .100 ns. However, by disabling the bus driver immediately after writing data to the MM58274, the 3-state capacitance (typically 25 pF) of the bus driver maintains the data on the clock lines for a period of time after the end of the write stobe. When this technique was used experimentally, the typical measured values of the Data Bus Hold Time ranged from 500 to 600 ns.

The time-base reference of the MM58274 is a 32.768-KHz pulse obtained from a crystal-controlled internal oscillator. One side of the crystal is loaded with a 20-pF fixed capacitor and the other side with a 6- to 36-pF trimmer capacitor (*Figure 4*). For accurate timekeeping (within 30 sec/month), you must adjust this trimmer capacitor so that the crystal oscillates at the correct frequency. You shouldn't connect measuring instruments directly across the crystal, because

#### PROGRAM THE MM58274 TO PRODUCE INTERRUPTS

You can program the clock chip to produce a single interrupt or repetitive interrupts at any one of seven intervals from 0.1 to 60 sec by loading the interrupt register (*Figure 9*). To make use of interrupts, connect the INT output from transistor  $Q_5$  (*Figure 4*) to one of the IRQ lines of the IBM PC bus. Six of the eight interrupt levels are reserved for IBM devices; only IRQ3 and IRQ5 are available for use with the clock. If you have other add-in cards that use interrupts, however, IRQ3 and IRQ5 may be pre-empted, so you won't be able to use interrupts.

To integrate the hardware clock/calendar into your system, you use two 8088 assembly-language programs (the source listings are coded for DOS 2.0). The first, RTCWR (see Listing 1) allows you to put the MM58274 either in test mode to calibrate the crystal clock or in normal mode to initialize time and date. The other routine, RTCRD (see Listing 2) reads the clock, displays the date and time in the upper right corner of the screen, and writes the date and time into the software clock that PC-DOS maintains. Thus, if your AUTOEXEC.BAT file invokes RTCRD, the routine automatically updates the PC-DOS clock from the hardware clock whenever you turn on the system.

Incidentally, RTCWR and RTCRD don't contain routines to perform keyboard input and screen output; they use standard function calls to DOS and BIOS routines (of which a complete listing is given in the *IBM PC Technical Reference Manual*) to perform these functions. Placing a function code in the AH register and executing the appropriate software-interrupt instruction invokes these routines. The *PC DOS Programmer's Manual* gives full details on how to make service requests of this kind.

After assembling and linking the RTCWR.ASM and RTCRD.ASM programs, copy the resulting RT-CWR.EXE and RTCRD.EXE files to your system disk. To calibrate the crystal oscillator, connect an oscilloscope or frequency counter between pin 13 of the MM58274 and ground. At the A> prompt, type the following command:

## RTCWR/C<Return> 1002 mg/l bognes

The C option puts the clock in the test mode, diverting the 32.768-kHz oscillator output through a buffer to pin 13 of the chip. Adjust the trimmer capacitor until the frequency is correct. Then type "S" to exit from the calibration mode to the time-setting mode. RTCWR will prompt you to select 12- or

the hardware, invoke RTCWR without the C option, unless you wish to recalibrate the oscillator.

To read the real-time clock, run the program RTCRD.EXE. In short, the program reads the date, places it in a temporary buffer, and displays it. It then reads and displays the time in the same manner. All data reads are validated by means of the Data Changed flag. The program also writes the date and time into the PC-DOS software clock.

RTCRD calls the BIOS display by using the following instruction sequence:

MOV AH, 2 MOV BH, 0 MOV DH, ROW MOV DL, COL INT 10H

This call displays the day, date, and time in the upper right corner of the screen. You can change the location of the display by changing the values for row and column (ROW and COL).

Date and time information needs to be validated by means of the Data Changed flag (DCF), because a carry pulse from one counter may ripple through other counters in the chain. It is possible (although statistically improbable) that an incorrect data read may occur during this ripple period. RTCRD assures that data is valid by reading the DCF in the control register twice. The first read, which RTCRD performs before reading any other register, clears the DCF to zero. Then after RTCRD reads all the other registers, it reads the DCF again; if this flag is set, a change in data has occurred and the data read is invalid; otherwise, the data is good.

When you invoke RTCRD from your AUTO-EXEC.BAT file, you ensure that the PC-DOS clock will be automatically updated from the MM58274 whenever you turn the system on or reset it. If you do not have an AUTOEXEC.BAT file, create one as follows:

- Enter COPY CON: AUTOEXEC.BAT and press the Return key.
- · Enter RTCRD and press the Return key.
- Press the F6 function key and then the Return key to write an end-of-file mark and save the new AUTOEXEC.BAT file.

If you already have an AUTOEXEC.BAT file, use your normal editor to insert "RTCRD" as the first line in the file.

```
LISTING 1-RTCWR.ASM
     THIS PROGRAM WRITES TO THE REAL-TIME CLOCK (MM58274) *** AND STARUM ARAS THE THE CLOCK (MM58274)
     DATA IS ENTERED FROM THE KEYBOARD AND THEN IS WRITTEN
     TO THE MM58274. ALSO, THE CALIBRATION OF THE CRYSTAL
      CAN BE PERFORMED VIA THIS PROGRAM.
; TABLE OF EQUATES
      EQU
                       :CONTROL REGISTER
REGO
             300H
REG1
      EQU
             301H
                           :TENTHS OF SECONDS
                                                            ES.AX
           302H
REG2
      EQU
                         :UNITS OF SECONDS
REG3
      EQU
             303H
                          :TENS OF SECONDS
REG4
      EQU
             304H
                         :UNITS OF MINUTES THE OTHER WILL GUALANCE MOST PRETEMARAT EVEN
REG5
      EQU
                           :TENS OF MINUTES
                      UNITS OF HOURS
REG6
      EQU
             306H
                           :TENS OF HOURS
REG7
      EQU
             307H
REG8
      EQU
             308H
                           :UNITS OF DAYS
REG9
      EQU
             309H
                       TENS OF DAYS
REGIO EQU
             30AH
                           :UNITS OF MONTHS
REG11 EQU
             30BH
                           :TENS OF MONTHS
                           :UNITS OF YEARS WISISSESSIBLY ADDRESSIBLY RELIGIOUS :
REG12
      EQU
             30CH
REG13 EQU
             30DH
                         ;TENS OF YEARS
                         ;DAYS
REG14 FOII
             30EH
                         CLOCK SETTING AND INTERRUPT REGISTER ANADARA MADERA
REG15
             30FH
STACK SEGMENT PARA STACK 'STACK' SGOW WOITARGLIAD STWI OD SW WI WER OF HOMEO
DB
             256 DUP(0) :256 BYTES OF STACK SPACE
STACK ENDS
DATA SEGMENT PARA PUBLIC 'DATA'
PARM DB 8 DUP(0)
           16 DUP(0) ;BUFFER SPACE FOR DATE AND TIME
BUFF1 DB
             '12/24 Hour mode selection:
MSGO
      DB
           ' Enter '0' for 12 hour mode or
MSG1
      DB
             enter '1' for 24 hour mode.
MSG2
      DR
MSG3
      DB
             'AM/PM Mode selection. Enter 'A' or 'P'.
             'No. of yrs. from last leap year (0-3)
MSG4
      DB
             'Enter date - (MM/DD/YY)
MSG5
      DR
MSG6
      DR
             'Enter time - (HR:MM:SS)
             'Hit any key to start clock . . . .
MSG7
      DB
             . . . INVALID ENTRY. . . TRY AGAIN '
MSG8
      DB
           'Enter day- 'l' for Sun, '2' for Mon, etc.'
MSG9
      DB
MSG10 DB
             'In calibration mode. Adjust trimmer cap. '
             'so that osc. output = 32.768 KHz. Measure'
MSG11
     DB
MSG12 DB
             'this is INTR, output (pin 13)
             'When finished, hit key 's' to set clock '
DATA ENDS
: STANDARD PROGRAM PROLOG
     -RETURNS CONTROL TO DOS AFTER TERMINATION OF PROGRAM
```

```
LISTING 1—RTCWR.ASM (Continued)
CODE SEGMENT PARA PUBLIC 'CODE'
                             THIS PROGRAM WRITES TO THE REAL-TIME CLOCK (MM58274)
      PUBLIC START
                             MATRY START MAIN PROGRAM THE ORDER ATSERMM HET OF
START PROC FAR
                                 CAN BE PERFORMED VIA THIS PROGRAM:
      ASSUME CS:CODE
                                   ;SAVE RETURN ADDR. TO DOS
      PUSH
             DS
      MOV
             AX,0
      PUSH
            AX
      MOV
             AX.DATA
                               :LOAD DATA SEGMENT ADDR.
             ES, AX
      MOV
      ASSUME ES:DATA
: MOVE PARAMETERS FROM COMMAND LINE INTO DATA SEGMENT TO STIMUS
      MOV
             SI,80H
                                    :MOVE TO PARM. LIST IN PSP
      MOV
             DI, OFFSET PARM
      MOV
      CLD
                                    :SET STRING MOVE FORWARD
                                     :MOVE STRING
      REP
             MOVSB
: ESTABLISH NORMAL DATA SEGMENT ADDRESSIBLY STATE TO STIMUS
      MOV
             DS,AX
      ASSUME DS:DATA SETERORS TRUSSERVI QUA PRITTE NOCIO
:
; CHECK TO SEE IF WE GO INTO CALIBRATION MODE
                                256 DUP(0) ;258 BYTES OF STACK SPACE
                                  :IS CHAR. LENGTH = 3?
      CMP
             PARM.3
      JNZ
                                   :NO, BRANCH AND SET CLOCK
: CALIBRATE TRIMMER CAPACITOR
                              CLEAR INTR OF 8088 about THOH AS\SI'
      CLI
                                  ;WRITE TO CONTROL REG.
      MOV
              AL, OFH
                                   -IN TEST MODE 2 TO THE TEST
:
                              '9' TO -STOP CLOCK nolineles show MY MA'
                                 (8-0) -SELECT INTR REG out .ery to .ou
                              -STOP INTRY(CG\MA) - elsb cetal*
      MOV
             DX.REGO
                              'Hit any key to start clock . . . .
             DX,AL
      OUT
      MOV
             AL,O
                              MIAGA; GATE OSC. OUTPUT TO INTR. PIN
       MOV
              DX,REG15
                              'In calibration mode. Adjust trimmer cap. '
      OUT
             DX.AL
      MOV
              BX.OFFSET MSG10
                              Termane :DISPLAY MESSAGES motto . one tent on
              DISPLAY
      CALL
                              'When finished, hit key 's' to set floor
      MOV
              BX.OFFSET MSG11
      CALL
             DISPLAY
      MOV
             BX, OFFSET MSG12
      CALL
             DISPLAY
                             MARDORY; TWO CR AND CLF> COURT OF JORTHOD ENRUTERS
      CALL
             CR_LF
      CALL
             CR_LF
      MOV
             BX.OFFSET MSG13
      CALL
             DISPLAY
```

```
IS CHAR. AN 's'? HARY TARE THE - SCOM MUCH SI HI :
      CMP
           AL. 's'
      TE
           SET
                               :YES. BRANCH AND SET CLOCK
                          :WAIT, CRYSTAL IS BEING ADJUSTED
      TMP
           LIIPS
: INITIALIZE RTC FOR SETTING IT
SET:
           AL.O7H :WRITE TO CONTROL REG
      MOV
      :
                                -CLOCK STOP
                              -INTR REG SELECTED
      :
                                -INTR STOP
      MOT
           DX.REGO
           DX.AL
      OUT
      MOV
            AL.O
            DX.REG15
      MOV
      OUT
           DX.AL CLEAR INTERRUPT OUTPUT
           AL.5
      MOV
                               :
      MOV
           DX.REGO
      OIIT
           DX.AL
                               :WRITE TO CNTL REG
                               -CLOCK SETTING REG SELECTED
: DETERMINE 12 OR 24 HOUR MODE THE WAR WATER EDAISHAD
LP1: MOV
           BX.OFFSET MSGO :LOAD STARTING ADDR. OF MSGO
      CALL
           DISPLAY
                               :DISPLAY MESSAGE
                         ;LOAD STARTING ADDR. OF MSG1
      MOV
           BX.OFFSET MSG1
           DISPLAY
      CALL
                              :DISPLAY MESSAGE
                            :LOAD STARTING ADDR. OF MSG2
      MOV
           BX.OFFSET MSG2
      CALL
           DISPLAY
                              :DISPLAY MESSAGE
LUP1: CALL
           INPCHAR :: INPUT CHAR. FROM KEYBOARD
           DISPCHAR SEARCE; ECHO CHAR. YAGGETO
      CALL
           AL, 'O' SAMUA A OTHER ; IS CHAR. FROM KEYBOARD 'O'?
      CMP
      JE
           MD12
                    ;YES, JUMP TO 12 HOUR ROUTINE
           AL.'1'
      CMP
                               :IS CHAR. FROM KEYBOARD '1'?
     JE
           MD24
                              YES, JUMP TO 24 HOUR ROUTINE
      MOV
           BX.OFFSET MSG8
                               :LOAD STARTING ADDR. OF MSG8
      CALL DISPLAY :DISPLAY ERROR MESSAGE
      TMP
           LUP1
                               :GO BACK AND TRY AGAIN
: IN 12 HOUR MODE - SET LEAP YEAR AND AM/PM MODE
MD12: CALL
                              :<CR> AND <LF>
           CR_LF
      MOV
           AL,0
      VOM
           DX.REG15 SHIMOM TO STIMU THE STIRWS
      OUT
           DX.AL
                              :LOAD CODE FOR 12 HOUR MODE
      CALL
           AMPM
                              :SELECT AM OR PM TIME
                            ; < CR > AND < LF >
      CALL
           CR_LF
```

```
LISTING 1—RTCWR.ASM (Continued)
     CALL LEAP CAYS MOST . MAND CAMP ; ENTER NO. OF YRS. FROM LEAP YR.O. MA
           CR_LF ZMITUOS 20; < CR> AND < LF> Har
     CALL
     JMP
                  GOTO TO INPUT DAY ROUTINE
          SET ;YES, BRANCH AND SET CLOCK
; IN 12 HOUR MODE - SET LEAP YEAR 9 8 MA .RAND 21;
:
           CR_LF TRULGA SMIRE RI JATE; < CR > AND < LF >
MD24: CALL
     MOV
           AL.1
     MOV
           DX.REG15
     OUT
           DX,AL
                             ;LOAD CODE FOR 24 HOUR MODE
                             ENTER NO. OF YRS. FROM LEAP YR.
      CALL
           LEAP
                    DER LORTHOO; < CR> AND < LF> PYO, LA
; INPUT DAY OF WEEK - '1' FOR SUN, '2' FOR MON, ETC.
:
                          ;DISPLAY MESSAGE
DAY:
     VOM
           BX, OFFSET MSG9
     CALL DISPLAY
                          ;INPUT CHAR.
LUP7: CALL INPCHAR
                                                DX,REG15
                      ;ECHO IT
           DIPSCHAR
     CALL
           AL, '7' TUSTUO TSUSSES; IS CHARGEOUT OF RANGE?
     CMP
           ERR2
      JG
           AL,'1'; "
ERR2 DEF AITO OF SINE;
                       ; "
      CMP
      MOV
           DX, REG14 TORISE DER SMITTER MOOD-
     OUT
           DX,AL ;NO, LOAD IN DAY
      CALL CR_LF
                        ; CARRIAGE RTRN AND LINE FEEDUCH AS NO SI AMIMARIAGE
     JMP
ERR2: MOV
           BX.OFFSET MSG8 : DISPLAY ERROR MESSAGE DEM TERROR XE VOM
           DISPLAY SDARRAM YAJTRIG; YAJTRIG JJAD
MOV BK, OFFSET MSGI ; LOAD STARTING ADDR. OF MSGI 79UL 9ML CALL DISPLAY ; DISPLAY MESSAGE ;
: INPUT DATA INTO A BUFFER M NO . NGGA DWITHATE GAOL:
              CALL DISPLAY SDISPLAY MESSAGE
•
DATE: MOV
           BX, OFFSET MSG5 ... MOMM .: LOAD STARTING ADDR. OF MSG5 AAROMAL ALIAN ...
     CALL DISPLAY ;DISPLAY MESSAGE SANDSTIG STAD
           BUFFER TO GRADERER SON SINPUT DATA INTO A BUFFER ON JA GRADERER CR_LF ARITUDE SUCH SINCE SIGN SI
     CALL
          CALL
; WRITE DATA OF BUFFER INTO REAL-TIME CLOCK
           NOV . EX.OFFSET MSG8 ;LOAD STARTING ADDR. OF MSG8
           BX, OFFSET BUFF1 MOVE TO STARTING ADDR. OF BUFFER
           LUF1 :00 BACK AND TRY AGAIN [X8], LA
     MOV
           DX,REG11
     MOV
           DX, AL ; WRITE THE TENS OF MONTHS AND THE - BOOM SUCH SE ME :
     OUT
           BX
     INC
           AL,[BX] <4L> CRA <RD>;
     MOV
     MOV
           DX,REG10
     OUT
           DX,AL
                    ;WRITE THE UNITS OF MONTHS 81937,XI
           DX,AL ; LOAD CODE FOR 12 HOUR MODE XB
     INC
           SELECT AM OR PM TIME XE
     INC
     MOV
           AL,[BX] < CR> AND < LR>;
     MOV
           DX, REG9
```

STING 1—R	RTCWR.A	SM (Conti						DNHarr
OUT		K,AL		;WRITE THE	TENS OF DAYS			
INC	C BX	1	UNITS OF SECONDS	WRITE THE		DX,AL		
MOV	V AI	, [BX]						
MOV	V DX	REG8				W KEY STRIKE		START:
OUT		K,AL			UNITS OF DAYS			
INC	C BX	7 2	TING ADDR. OF MSG	; LOAD STAR		BX, OFFISET	. VOM	
INC		7	KSSAGK					
MOV	V AI	, [BX]	- INPUT FROM KEYE	FUNCTION:		I,HA		
MOV	V DX	,REG13	AMETER IN BIOS ROL	NOTION PAR	AH IS A FU			
OUT	T DX	AL, AL		;WRITE THE	TENS OF YEARS	0.HE		
INC	C BX	1	1	= NS THE:		BH, BH		
MOV			OS ROUTINE			HOT	TMI	
MOV	V DX	,REG12	SF = 0 IF KEY IS					
OUT	T DX	,AL		;WRITE THE	UNITS OF YEARS			
		ICK	IF ON KEY IS STRU	LOOP BACK			IZ	
INPUT TIM	ME OF DA	Y INTO	A BUFFER			D.JA	MOV	
MOV	V BX	, OFFSET	MSG6 OT CHARMOS T	;LOAD STAR	TING ADDR. OF M	SG6 JA, XC		
CAL		SPLAY	DOS					
CAI	LL BU	JFFER		;INPUT DATA	A INTO BUFFER			-
CAI	LL CF	T.F	OF DAY IN 8 BYTE	. <cr> AND</cr>	-STORES TOTAL	BMITU	ER" SUBR	SEUE .
		/_ III						
	E TIME C	OF DAY I	TA SI SENTUS NO ME CLO CONTROL CLO CLO CLO CLO CLO CLO CLO CLO CLO C	CK	SUFFER. STARTI		ENTRY:	
WRITE THE	E TIME C	OF DAY I	TA SI SINGUE TO M	CK	TARTING ADDR. O		ENTRY:	
WRITE THE MOV MOV	E TIME O	OF DAY I K,OFFSET L,[BX] K,REG7	TA EL SENTUR NO M NTO REAL-TIME CLO BUFF1	CK ;MOVE TO ST	TARTING ADDR. O	F BUFFER US	ENTRY: OUTFUT:	
WRITE THE MOV MOV OUT	E TIME O  V BX  V AI  V DX	OF DAY I K,OFFSEI L,[BX] K,REG7	TA EL SENTUR NO M NTO REAL-TIME CLO BUFF1	CK ;MOVE TO ST	TARTING ADDR. O	EUP FETTUR THE AX, BX, CX AL	ENTRY: OUTPUT: PUBLIC	
WRITE THE MOV MOV OUT	E TIME C	OF DAY I	TA EL SENTUR NO M NTO REAL-TIME CLO BUFF1	CK ;MOVE TO ST	TARTING ADDR. O	NOME FUFFER THE AX, BX, CX AL BUFFER	ENTRY: OUTPUT: PUBLIC PROC NEAL	HEITU
WRITE THE MOV MOV OUT INC	E TIME C	OF DAY I	TA 21 SANTUR TO M NTO REAL-TIME CLO BUFF1	CK ;MOVE TO ST ;WRITE THE	TARTING ADDR. O	MONE FUP FRUP FUP AX, BX, CX AL SUPPER OL, 9	ENTRY: OUTPUT: PUBLIC PROC NEAL MOV	UPPER
MOV MOV OUT INC MOV MOV	E TIME C	OF DAY I	OLD SMIT-LASH OTM  LASH OF THE COLOR  LASH OF THE C	CK ;MOVE TO SO ;WRITE THE	TARTING ADDR. O	NONE BUFFER AX, BX, CX AL BUFFER CL, 9 CL, 9 BX, OFFERE	ENTRY: OUTPUT: PUBLIC PROC NEAL MOV	UPPER
WRITE THE MOV MOV OUT INC MOV OUT	E TIME C	OF DAY I	OLD SMIT-LASH OTH  LASH OT	CK ;MOVE TO S? ;WRITE THE ;WRITE THE	TARTING ADDR. O	SUPFER SALES AND	ENTRY: OUTPUT: PUBLIC PROC NEAL MOV MOV CALL	UPPER
WRITE THE MOV MOV OUT INC MOV OUT	E TIME C	OF DAY I	OLD SMIT-LASH OTH  LASH OT	CK ;MOVE TO SO ;WRITE THE	TARTING ADDR. O	NONE BUP RETURN AX, BX, CX AL BUPPER CL, 9 BX, OFFEET BI INFORAR DISPORAR	ENTRY: OUTFUT: PUBLIC V PROC NEAL MOV MOV CALL	UPPER
WRITE THE MOV MOV OUT INC MOV OUT INC	E TIME C	OF DAY I	OLD SMIT-LASH OTH  LASH OT	CK ;MOVE TO S? ;WRITE THE ;WRITE THE	TARTING ADDR. O	NONE BUP RETURN AX, BX, CX AL BUPPER CL, 9 BX, OFFEET BI INFORAR INFORAR [BX], AL	ENTRY: OUTFUT: PUBLIC UPROVENCY MOV MOV CALL MOV MOV	UPPER
WRITE THE MOV MOV OUT INC MOV OUT INC MOV OUT INC MOV	E TIME C	OF DAY I	OLD SMIT-LASH OTH  LASH OT	CK ;MOVE TO S? ;WRITE THE ;WRITE THE	TARTING ADDR. O	NONE BUP SETUE TO AX, BX, CX AL BY, BY, CY AL BY, OFFER BY, OFFER BY, OFFER BY, AL CL	ENTRY: OUTFUT: PUBLIC UPROVENCY MOV CALL MOV CALL MOV DEC	UPPER
WRITE THE MOV MOV OUT INC MOV OUT INC	V BXV ALV DXV DXV ALV DXV DXV ALV DXV DXV	of DAY I	OF SUPPER 1S AT OTAL STATE OF A S	CK ;MOVE TO SO ;WRITE THE ;WRITE THE	TARTING ADDR. O	NONE BUF SETUE TO ALL BUF SETUE TO COL. 9 BUF SETUE TO COL. 9 BUF SETUE TO COL. 9 BUF SETUE TO COL. 1 BUF	ENTRY: OUTFUT: PROC NEAL NOV MOV CALL NOV DEC NOV INC	UPPER
MOV MOV MOV MOV MOV MOV MOV MOV OUT INC MOV MOV OUT	E TIME C	OF DAY I	OJO SMIT-JASH OTN  174U8  TARTING ADDR. OF I  R. FROM KEYBOARD	CK ;MOVE TO S: ;WRITE THE ;WRITE THE AND OHOM:	TARTING ADDR. O	NONE BUFFER AX, BX, CX AL SUFFER CL, 9 LIPCHAR INPCHAR CL, [BX], AL BX, AL AL, ODS AL, ODS BX	ENTRY: OUTFUT: OUTFUT: PROC NEAL MOV CALL MOV CALL MOV LUC DEC LUC CMT LUC CMT CMT CMT	UFFER
MOV	V BXV ALV DXV DXV ALV DXV DXV ALV DXX	of DAY I	OJ SMIT-LASH OTN  171UB  TARTING ADDR. OF I  R. FROM KEYBOARD	CK ;MOVE TO SO ;WRITE THE ;WRITE THE	TARTING ADDR. O	NONE BUF STYUE T AX, BX, CX AL BY STYUE COL, 9 AX, OFFSET BI INFORAR COL BX, AL COL AL, ODS CK AL, ODS CK	ENTRY: OUTFUT: OUTFUT: PROC NEAL MOV CALL MOV CALL DEC MOV INC JEC LINC LINC JEC LINC LINC LINC LINC LINC LINC LINC LIN	UPPER
WRITE THE MOV MOV OUT INC MOV OUT INC MOV OUT	V BXV ALV DXV DXV ALV ALV DXV ALV ALV ALV ALV ALV ALV ALV ALV ALV AL	of DAY I	OJ SMIT-LASH OTN  171US  171US  177US  177US	CK ;MOVE TO SO ;WRITE THE ;WRITE THE ;WRITE THE	TARTING ADDR. O	NONE BUP SETUE TO ALL OLL S COL. S EX, OFFSET BE EX, OFFSET BE COL. [BX], ALL COL. ALL, ODS COL. ALL	ENTRY: OUTFUT: OUTFUT: PROC NEAL MOV CALL MOV CALL INC DEC TINC JEC JEC JEC JEC JEC JEC JEC JEC JEC JE	UPPER NPUT: NP:
MOV	V BXV ALV DXV ALV DXV DXV ALV DXV DXV ALV DXV DXV ALV DXV ALV DXV ALV DXV ALV DXV ALV DXV ALV DXV ALV DXV ALV ALV ALV ALV ALV ALV ALV ALV ALV AL	of DAY I	OJ SMIT-LASH OTN  OJO SMIT-LASH OTN  IFFUR  TARTING ADDR. OF I  R. FROM KEYBOARD  CK AND INPUT ANOTH  CHAR. A < CR>?	CK ;MOVE TO SO ;WRITE THE ;WRITE THE ;WRITE THE	TARTING ADDR. O	NONE BUF STAUG T  AX, BX, CX AL  BX, BX, CX AL  CL, 9  INFOHAR  BX, OFFSET B  CL, BX, AL  CL, BX, AL  CL, BX, AL  CL, BX, AL  CL,	ENTRY: OUTFUT: OUTFUT: PROC NEAL MOV CALL MOV CALL MOV LINC DEC LINC LINC LINC LINC LINC LINC LINC LIN	NEUT: NEUT:
MOV	E TIME C	OF DAY I	OJ SMIT-JASH OTN  OJ SMIT-JASH OTN  IFRUM  TARTING ADDR. OF H  R. FROM KEYBOARD  CH AND INPUT ANOTH  CHANGE SUFFER.  T. CHANGE SUFFER.	CK ;MOVE TO SO ;WRITE THE ;WRITE THE AND OHOM; ;WRITE THE	TARTING ADDR. O	MOME AX, BX, CX AL AX, BX, CX AL CL, 9 DISPOSAR BX, OFFSET B DISPOSAR CL BX, AL CL BX CH CK	ENTRY: OUTFUT: OUTFUT: PROC NEAL MOV CALL MOV CALL INC DEC MOV JE CMT	NEUT: NEUT:
MOV	E TIME C	of DAY I	OJ SMIT-LASH OTN  OJO SMIT-LASH OTN  IFFUR  TARTING ADDR. OF I  R. FROM KEYBOARD  CHARLAGE RETURNS  CHARLAGE RETURNS  TO CHANGE SUFFER  TO CHANGE SUFFER  HARLAGE SUFFER  TO CHANGE SUFFER  HARLAGE SUFFER  TO CHANGE SUFFER	CK ;MOVE TO SO ;WRITE THE ;WRITE THE ;WRITE THE ;WRITE THE ;WRITE THE ;WRITE THE	TARTING ADDR. O	NONE BUF STYUE T  AX, BX, CX AB  COL, 9  BX, OFFSET B  INPOHAR  BX  CL  AL, ODB  CK  INP  CK  AL, ODB  CK  CK  CK  CK  CK  CK  CK  CK  CK  C	ENTRY: OUTFUT: OUTFUT: PROC NEAL MOV CALL MOV CALL INC DEC MOV JE CMT JE CMT JE CMT	NEUT: NEUT:
MOV	E TIME C  V BX  V AI  T DX	OF DAY I	OJO SMIT-JASH OTN  ITAUS  ITAUS  A CARRIAGE RETURN  CHAR. A < CR > 7  CHAR. A < CR > 7  CHARE. A < CR > 7  CR	CK ;MOVE TO SO ;WRITE THE ;WRITE THE AHO OHOM: ;WRITE THE AHO OHOM: ;WRITE THE AHO OHOM: ;WRITE THE AHOM OHOM: ;WRITE THE AHOM OHOM: ;WRITE THE	TARTING ADDR. O	NONE BUP RETURE TO COL. 9  AX, BX, CX AD  COL. 9  BX, OFFEET BI INFORMAR  BX, OFFEET BI COL.  GK, DDF COL.  AL, ODF COL.  SXITL COL.  SXITL COL.  SXITL COL.  SXITL COL.	ENTRY: OUTFUT: OUTFUT: PROC NEAL MOV CALL MOV CALL INC DEC MOV JE CMF	NEUT: NEUT:
MOV	E TIME C  V BX  V AI  T DX	OF DAY I	M OF BUFFER IS AT OLD SMIT-LASH OTH  IFRUS  A CARLAGE RETURN CHAR. A < CR > 7  T CHANGE BUFFER CHAR. A < CR > 7  T CHANGE BUFFER ER FULL LING ADDR. OF MSGE ER FULL LING ADDR. OF MSGE	CK ;MOVE TO SO ;WRITE THE ;WRITE THE AND OHOM; ;WRITE THE	TARTING ADDR. O	NONE BUF STAUG T  AX, BX, CX AB  BX, BX, CY AB  COL.9  DISPCHAR  BX, OFFSET B  CK, CK  CK  CK, CK	ENTRY: OUTFUT: OUTFUT: PROC NEAL MOV CALL MOV CALL LINC DEC MOV JE CMF JE CMF JE CMF JE CMF JE MOV JE MOV	NEUT: NEUT:
WRITE THE	E TIME C  V BX  V AI  T DX	OF DAY I	OJO SMIT-JASH OTN  ITAUS  ITAUS  A CARRIAGE RETURN  CHAR. A < CR > 7  CHAR. A < CR > 7  CHARE. A < CR > 7  CR	CK ;MOVE TO SO ;WRITE THE ;WRITE THE AND OHOM; ;WRITE THE	TARTING ADDR. O	NONE BUF STYUE T  AX, BX, CX AB  CL, 9  CL, 9  BX, OFFSET B  CL, AL  CK, AL  C	ENTRY: OUTFUT: OUTFUT: PROC NEAL MOV CALL MOV CALL LINC DEC MOV JE CMF J	NEUT:
WRITE THE	E TIME C  V BX V AI  T DX T D	OF DAY I	OJO SMIT-JASH OTN  ITAUB  ITAUB  ITAUB  A CARRIAGE RETURN  CHAR. A < CR > ?  I CHANGE SUPTER  CHAR. A < CR > ?  I CHANGE SUPTER  ER PULL  ER PULL  ITAG ADDR. OF MESSAGE  TING ADDR. OF MESSAGE	CK ;MOVE TO SO ;WRITE THE ;WRITE THE ANO OHOM; ;WRITE THE ANO OHOM; ;WRITE THE TALL SAY; AN OD OM; TRAIL SI; ;WRITE THE D TALL SI; ANTE THE D TALL SI;	TARTING ADDR. O	NONE BUF STYUE T AX, BX, CX AB AX, BX, CX AB CL, 9 BISPOHAR AL, ODS AL, ODS CL, 8 AL, ODS CL, 9 AL,	ENTRY: OUTFUT: OUTFUT: PROC NEAL MOV CALL MOV CALL LINC DEC MOV JE CMF JE MOV J	NPUT:
WRITE THE	E TIME C	OF DAY I  C,OFFSET  C,[BX]  C,REG7  C,AL  C,[BX]  C,REG5  C,AL  C,REG4  C,AL  C,REG4  C,AL  C,REG3  C,AL  C,REG3  C,AL	OJO SMIT-JASH OTN  ITAUB  ITAUB  ITAUB  A CARRIAGE RETURN  CHAR. A < CR > ?  I CHANGE SUPTER  CHAR. A < CR > ?  I CHANGE SUPTER  ER PULL  ER PULL  ITAG ADDR. OF MESSAGE  TING ADDR. OF MESSAGE	CK ;MOVE TO SO ;WRITE THE ;WRITE THE ANO OHOM; ;WRITE THE ANO OHOM; ;WRITE THE TALL SAY; AN OD OM; TRAIL SI; ;WRITE THE D TALL SI; ANTE THE D TALL SI;	TARTING ADDR. O	NONE BUF STYUE T AX, BX, CX AB AX, BX, CX AB CL, 9 BISPOHAR AL, ODS AL, ODS CL, 8 AL, ODS CL, 9 AL,	ENTRY: OUTFUT: OUTFUT: PROC NEAL MOV CALL MOV CALL LINC DEC MOV JE CMF JE MOV JE CMF JE MOV J	SUFFER INFUT:

```
; START CLOCK ON KEY STRIKE
           BX, OFFSET MSG7
     MOV
                             ;LOAD STARTING ADDR. OF MSG7
                             ;DISPLAY MESSAGE
     CALL
           DISPLAY
     MOV
           AH.1
                             :FUNCTION = INPUT FROM KEYBOARD
LP6:
;
                      AH IS A FUNCTION PARAMETER IN BIOS ROUTINE
           BH.O
     OR
           BH, BH
                             :SET ZF = 1
     INT
           16H
                             ;INVOKE BIOS ROUTINE - [XZ] ....
                              RETURNS ZF = 0 IF KEY IS STRUCK
                  OTHERWISE ZF = 1
                             ;LOOP BACK IF ON KEY IS STRUCK
     JZ
           LP6
     MOV
           AL,0
     MOV
           DX.REGO
     OUT
           DX,AL GOZM GO GOGA SWI GIVE START COMMAND TO CLOCK ACCOUNT.
     RET
                         RETURN TO DOS
: "BUFFER" SUBROUTINE
                   -STORES THE DATE OR TIME OF DAY IN 8 BYTE
                  BUFFER. STARTING LOCATION OF BUFFER IS AT
                   LABEL BUFF1
    ENTRY: NONE
     AX, BX, CX ALTERED
 PUBLIC BUFFER SHIPS NO SMAT BAT BETTAM
BUFFER PROC NEAR
INPUT: MOV CL,9
           BX,OFFSET BUFF1
     MOV
                            ;MOVE TO STARTING ADDR. OF BUFFER
INP: CALL
           INPCHAR SAUGH TO STIMU ; INPUT CHAR. FROM KEYBOARD
     CALL
           DISPCHAR
                           :ECHO CHAR.
                                                    BX
     MOV
           [BX].AL
                                                     BX
     DEC
           CL
     INC
           BX
     CMP
           AL, ODH
                  ;IS CHAR. A CARRIAGE RETURN?
           CK
     JE
                             :YES. JUMP
     JMP
           INP
                             ;NO, GO BACK AND INPUT ANOTHER CHAR.
     CMP
CK:
           CL,8
                             :IS FIRST CHAR. A <CR>?
     JE
           EXIT1 STEPRES : YES, DON'T CHANGE BUFFER . . . . EXIT
     CMP
           CL,0
                             ;IS LAST CHAR. A <CR>?
     JE
           EXIT1
                             ;YES, BUFFER FULL. . . EXIT
                            ;LOAD STARTING ADDR. OF MSG8
     MOV
           BX, OFFSET MSG8
     CALL
           DISPLAY
                             ;DISPLAY ERROR MESSAGE
     JMP
           INPUT ;RELOAD BUFFER
EXIT1: RET
BUFFER ENDP
```

. TAMPA	(' SUBRO		'A' OR A 'P' FROM THE KEYBOARD VIA	BIOS IA.II				
:	. DODIN		OR PM TIME	DX, REG15				
	ENTRY:		: INPUT CLOCK SETTING	AL, DK				
;			CLEAR DES TO DES	AL, OSH	AND			
;	PUBLIC			JA, AL				
ANDM DE	ROC NEAR	AMIM		RTRN	TML			
LP4:	MOV	RY OFFSET MSG3	MODA DWI ;LOAD STARTING ADDR. OF MS	G388440 X8		HRI:		
DI T.	CATIT	DISPLAY	HOR DISPLAY MESSAGE	DISPLAY				
LUP2:			OA YAT OW; INPUT CHAR. FROM KEYBOARD					
	CALL	DISPCHAR	;ECHO CHAR.			TRN:		
	CMP	AL, 'A'	:IS CHAR. AN 'A'?					
ALC: 10.00			YES, SET AM TIME		100 mg 100 mg 100 mg 100			
	CMP		AARO TURM;IS CHAR. AN 'a' A REPOVAL					
	JE	AM	;YES, SET AM TIMEGRADAYAN					
	CMP	AL, 'p'	;IS CHAR. A 'p'		ENTRY:			
	JE	PM	YES, SET PM TIME	: AX ALTERED	OUTFUT			
1000000	CMP	AL, 'P'	;IS CHAR. A 'P'?			-		
	JE	PM	;YES, SET PM TIME	INPOHAR	PUBLIC			
	VOM	BX, OFFSET MSG8	;LOAD STARTING ADDR. OF MS	G8 HAE	PROC M	NPCHAR		
	CALL	DISPLAY OTHE . HAR	;DISPLAY ERROR MESSAGE	O,HA	VOM			
	JMP	LUP2 MITUOR ROUTEN STUL	BAD ENTRY RENTER	CHAR.				
AM:	MOV	AL,0	; INVOKE BIOS ROUTIME	Ten	THE			
	MOV	DX,REG15			RET			
	OUT	DX,AL	;LOAD CODE FOR AM TIME					
	JMP	EXI				Access 100 (100 (100 (100 (100 (100 (100 (10		
PM:	"DISPLAY" SUBROUTINE - DISPLAYS MESSAGES AT MEMORY LOCATIONS MSGO TO MS, JA. VOM							
	MOV	DX,REG15	USES DISPCHAR SUBROUTING FOR BIOS					
	OUT	DX,AL	;LOAD CODE FOR PM TIME					
EXI:				: AK, CK ALTI				
	IDP			APA 2000 0000	D.T. TOTAL			
*			NUMBER FROM O TO 3 FROM TO KEYBOARD.					
;			THE NUMBER OF YEARS FROM LAST LEAP	YEAR. OA, XO	VOM			
;	ENTRY:	NONE HESSAGE SHOW	SINGLELY LOAD CHAR.	AL,[BX]	VOM	ISPI:		
;			;DISPLAY THAT CHAR.	DISPCHAR				
;	PUBLIC		;LOOF BACK 40 TIMES	DISPL	LOOF			
TEAP PE	ROC NEAR		<ch> AND <lf></lf></ch>					
			;LOAD STARTING ADDR. OF MS					
		DISPLAY	;DISPLAY MESSAGE			ISPLAY		
LUP3:	CALL	INPCHAR		Enter the text of the state of the second	100 TO 100 TO 100 TO 100 TO			
	CALL		A YAJAZI ECHO CHARON BOIR ZENOVNI		PART			
	CMP	AL,'4'	CHECK FOR INVALID ENTRY					
	JAE	ERR1	; "		ENTRY:			
	CMP	AL,'0'		: AK ALTERED				
	JL	ERR1		NAME AND ADDRESS OF THE PART OF THE PART OF	DE SENSE AND AND AND AND AND			
	O.T.	DIVIT						

```
LISTING 1—RTCWR.ASM (Continued)
      ROL AL, CL ;ROTATE LEFT TWO TIMES
                                 BL, AL SOIS AVE GENEROUS SUBSECULTS AND TAN SECOND SERVICE SER
                                DX,REG15 EMIT MY 90 MA THE OT
                                                                ;INPUT CLOCK SETTING REG
                IN
                                 AL.DX
                                                                                  ;CLEAR DB3 TO DB2
                AND
                                 AL, O3H
       OR AL, BL
                                                         ;WRITE TO ONLY DB3, DB2 OF CLK SET. REG
                OUT
                                 DX.AL
                                                                                                                                               PUBLIC AMPM
                JMP
                                 BX,OFFSET MSG8 . Add A DMT; LOAD STARTING ADDR. OF MSG8 28 20 . Ad Wom
ERR1: MOV
                                 DISPLAY CERROR MESSAGE
                CALL
                                 LUP3 GAAGAYAN MOAN ,GO BACK AND TRY AGAIN
RTRN: RET
LEAP ENDP
 ; ''INPCHAR'' SUBROUTINE - INVOKES BIOS ROUTINE TO INPUT CHARACTER FROM
                          KEYBOARD
                ENTRY: NONE
                OUTPUT: AX ALTERED
 PUBLIC INPCHAR
EX. OFFER MSG8 : LOAD STARTING ADDR. OF MSG8. SAM THEY ADDR.
   MOV AH,O SDAZZAM MOAS; FUNCTION = INPUT CHAR. INTO AL WEIG
                             AAAO AAAW AH IS A FUNCTION PARAMETER FOR BIOS ROUTINE
            INT 16H
                                                      ;INVOKE BIOS ROUTINE
               RET
INPCHAR ENDP
 ; ''DISPLAY'' SUBROUTINE - DISPLAYS MESSAGES AT MEMORY LOCATIONS MSGO TO MSG15.
                             USES DISPCHAR SUBROUTINE FOR BIOS CALL
             ENTRY: BX = OFFSET OF MESSAGE FOR EGOD CAOL
            OUTPUT: AX.CX ALTERED
       PUBLIC DISPLAY
DISPLAY PROC NEAR SIFT GRAONYEN OF MOST SOFT O MOST SEGNOU A STUTKE - BUILDOSEUS "PRADL";
    DISP1: MOV AL.[BX]
                                                                                  ;SINGLELY LOAD CHAR. OF MESSAGE MACH YRIME
             CALL DISPCHAR
                                                                                   ;DISPLAY THAT CHAR. GENERALA KO XE XA : TUTTUO
         INC BX
                                                                             ;LOOP BACK 40 TIMES TABLE THE STATE OF THE S
                LOOP DISP1
                                 CR_LF
                                                                                   ; < CR > AND < LF >
                CALL
                RET
DISPLAY ENDP
 ;''DISPCHAR'' SUBROUTINE - INVOKES BIOS ROUTINE TO DISPLAY A CHARACTER
                ON THE SCREEN MOT MOTHO;
               ENTRY: NONE
                OUTPUT: AX ALTERED
```

```
LISTING 1-RTCWR.ASM (Continued)
       PUBLIC DISPCHAR
DISPCHAR PROC NEAR
                             SAVE REC. BX AND GMA BATT BHT . DAIN GROWAND
       PUSH
              BX,0
       MOV
                                 FUNCTION = WRITE TO SCREEN
       MOV
              AH,14
                              AH IS A FUNCTION PARAMETER FOR BIOS ROUTINE
                                      :INVOKE BIOS ROUTINE
       INT
              lOH
       POP
              BX
                                      :RESTORE REG. BX
       RET
DISPCHAR ENDP
:''CR_LF'' SUBROUTINE - PRODUCES A CARRIAGE RETURN AND LINE FEED ON THE
       ENTRY: NONE
       OUTPUT: ALL REGISTERS PRESERVED A SO STIMUS
                                                                                  REGT
       PUBLIC CR_LF
CR_LF PROC NEAR
                                 :SAVE AX
       PUSH
              AX
       MOV
              AL, ODH
                                 :CARRIAGE RETURN
       CALL
              DISPCHAR
       MOV
              AL.OAH
       CALL
              DISPCHAR
                                     :LINE FEED
              AX DAR THURMANAL CHA DALL RESTORE AX
       POP
       RET
CR_LF ENDP
START ENDP
                                       END OF MAIN PROGRAM
CODE ENDS
       END
              START
                                "" ARRAY FOR TIME
                          :NO. OF CHARS, IN A DAY
```

```
UPPER RIGHT CORNER. THE PROGRAM ALSO WRITES THE TIME
      AND DATE TO INITIALIZE THESE FUNCTIONS IN PC DOS.
                                                             AI.HA
       THE A FUNCTION PARAMETER FOR BIOS ROUTINE
; TABLE OF EQUATES
;
                              RESTORE REG. BK
REGO
      EQU
             300H
                                    CONTROL REG
             301H
                                    :TENTHS OF SEC
REG1
      EQU
REG2
      EQU 302H
                                    ;UNITS OF SEC
                   HT NO CHET SHIE ON TENSTOF SECTIONS A SADUCORY - SHITUORSUS ''AL RO'':
REG3
      EQU
             303H
                                    UNITS OF MINUTES
REG4
      EQU
             304H
      EQU
REG5
             305H
                                    :TENS OF MINUTES
                                    UNITS OF HOURS PRESENTATION AND TUTTUO
REG6
      EQU
             306H
REG7
      EQU
             307H
                                    :TENS OF HOURS
REG8
      EQU
             308H
                                    UNITS OF DAYS
                                    TENS OF DAYS
REG9
      EQU
             309H
                                                                CR_LF PROC NEAR
REG10 EQU
                                    UNITS OF MONTHS
             30AH
REG11 EQU 30BH
                                    TENS OF MONTHS
REG12 EQU
             30CH
                               UNITS OF YEARS
REG13 EQU 30DH
                                    :TENS OF YEARS
                                                            HAO, JA
                                    ;DAY OF WEEK
REG14 EQU 30EH
                                   CLOCK SETTING AND INTERRUPT REG
REG15 EQU
             30FH
STACK SEGMENT PARA STACK 'STACK'
      DR
             256 DUP(0)
STACK ENDS
                         END OF MAIN PROCEAM
DATA SEGMENT PARA PUBLIC 'DATA'
MON_NO DB
             'JAN', 'FEB', 'MAR', 'APR', 'MAY', 'JUN', 'JUL', 'AUG', 'SEP'
MONTH DB
          'OCT', 'NOV', 'DEC'
          'SUNDAY ', 'MONDAY
                                    '.'TUESDAY '.'WEDNESDAY '.
DAY DB
   DB
          'THURSDAY ', 'FRIDAY ', 'SATURDAY '
          'MMM DD, 19YR'
                                  :***ARRAY FOR DATE
DATE DB
TIME DB
          'HR:MM:SS
                                   :***ARRAY FOR TIME
MON_LEN DB
          3
                                    :NO. OF CHARS. IN A MONTH
DAY_LEN DB
          12
                                    :NO. OF CHARS. IN A DAY
D_OF_W DB
                                    :LOCATION TO SAVE THE 'DAY OF WEEK'
             0
DATA ENDS
;
CODE SEGMENT PARA PUBLIC 'CODE'
: PROGRAM PROLOG - RETURN TO DOS AT TERMINATION OF PROGRAM
      PUBLIC START
START PROC FAR
                                    :BEGIN MAIN PROGRAM
     ASSUME CS: CODE
      PUSH DS
                                  ;SAVE RETURN ADDR. FOR DOS
      MOV AX, O
      PUSH AX
```

```
LISTING 2-RTCRD.ASM (Continued)
LISTING 2-RTCRD.ASM (Continued)
             AX.DATA
      MOV
             DS.AX
      MOV
             ES.AX : READ UNITS OF YEARS XA.23
      MOV
      ASSUME DS: DATA ES:DATA DATA AND EXTRA SEGMENT ARE THE SAME
; PERFORM DUMMY READ OF CNIL REG TO SET DOF = OMIT YAMMA OTHI II SVOM QUA YAQ 30 SHIF QARA 1
READ: MOV
          DX, REGO
             AL,DX
      TN
: READ DAY OF WEEK
      VOM
             DX.REG14
            AL, DX YARRA THIS OF ; READ DAY - CODE IS 1-7 WHERE SUN. = 1
      MOV
                                   SAVE DAY OF WEEK
             D_OF_W,AL
;
READ
      MOV
             DX.REG11
      IN
             AL,DX
                                    :READ TENS OF MONTHS
                       CONVERT TO BCD
             AL, 30H
       SUB
       CMP
             AL.O
                                    :IS MONTHS = 0
       JE
             ADD1
                                    :YES, JUMP
      MOV
             AL,10D
                                    ;NO, SET MONTHS=10
             BL.AL SAVE AL IN BL
ADD1:
      MOV
             DX.REG10
      MOV
      TN
             AL,DX
                                    ;READ UNITS OF MONTHS
                                    :CONVERT TO BCD
       SUB
             AL.30H
             AL, BL ;(TENS OF MONTH) + (UNITS OF MONTHS)
      ADD
             MON_NO.AL
                                    :SAVE THE MONTH NUMBER
      MOV
       SUB
             AL,1
                                  ;AX=AL* (NO. OF CHARS. IN A MONTH) MOTTAGINAV ATAC
      MUL
             MON_LEN
                                 ;SI = STARTING ADDR. OF ARRAY 'MONTH'
             SI.OFFSET MONTH
      MOV
             SI.AX
                                    ;SI = OFFSET INTO ARRAY 'MONTH'
       ADD
      MOV
             DI, OFFSET DATE
                             ;DI = STARTING ADDR. OF ARRAY 'DATE'
                                   :MOVE MONTH INTO 'DATE' ARRAY HEO, JA
      CALL
             MOV_STR
             ING, DISPLAY DATE AND TIME ID
      INC
      MOV
             DX, REG9 9 . . . STAG GIMAVMI , 29X;
      IN
             AL, DX
                                    :READ TENS OF DAYS
                                    ;IS 'TENS OF DAYS' = 0 AMIT GWA STAG YALTERG :
       CMP
             AL,30H
             TEN
                                    ;NO, JUMP
      JNE
             AL. ' '
                           :YES. MOVE IN A BLANK FOR TENS OF DAYS
      MOV
                     COS OT LIDE; MOVE IT INTO 'DATE' ARRAY
             [DI].AL
TEN:
      MOV
     OFINCTER TO DISHITATUSTAS . . . (MELLYAC) " LA = MA;
             DX,REG8
             AL, DX ABRA TO MUMA CANTAL READ UNITS OF DAYS
      IN
      MOV
             [DI] AL MARK MAD TO ADDA MOVE IT INTO 'DATE' ARRAY
      ADD
          THE AND DE PARAMETERS TO BE SENT C. ICEIOS
             DX.REG13 JOS = JG WOR = RG
      MOV
      IN
             AL.DX
                                    :READ TENS OF YEARS
      MOV
             [DI],AL
                                    :MOVE IT INTO 'DATE' ARRAY
```

```
LISTING 2—RTCRD.ASM (Continued)
                                                           LISTING 2-RTCRO.ASM (Continued)
       INC
              DI
       MOV
              DX.REG12
                                      READ UNITS OF YEARS
       IN
              AL, DX
       MOV
              [DI], AL T SHA THANNER ARTHS MOVE IT INTO 'DATE' ARRAY ATAG SEC EMUSSA
; READ TIME OF DAY AND MOVE IT INTO ARRAY 'TIME' = FOR THE OF LAND WOULD READ TIME OF DAY AND MOVE IT INTO ARRAY 'TIME'
                                      ;MOVE TO STARTING ADDR. OF ARRAY 'TIME'
       MOV
              BX, OFFSET TIME
       MOV
              DX.REG7
                                                                MOV DX.REGO
       IN
              AL.DX
                                      :READS TENS OF HOURS
                                      :MOVE IT INTO 'TIME' ARRAY
       VOM
              [BX].AL
       INC
              BX
       VOM
              DX.REG6
              AL, DX
                                      :READ UNITS OF HOURS
       IN
             [BX], AL AMARK Y-1 SI AGOD ; MOVE IT INTO 'TIME' ARRAY XG, JA
       VOM
       ADD
                       SAVE DAY OF WERK
              DX.REG5
                                      READ TENS OF MINUTES
              AL, DX
       IN
       MOV
              [BX],AL
       INC
              BX
                            READ TEMS OF MONTHS
       MOV
              DX,REG4
       IN
              AL.DX
                            READ UNITS OF MINUTES
              [BX],AL
              BX,2
       ADD
       MOV
              DX.REG3
       IN
              AL, DX
                             READ TENS OF SECONDS
                                                               BL.AL
       MOV
              [BX],AL
                                                                           VOM
       INC
              BX
       MOV
              DX.REG2
       IN
              AL, DX M TO STIMU) + (HIMON; READ UNITS OF SECONDS
       MOV
              [BX],AL
              MON_LEN ;AX-AL*(NO. OF CHARS. IN A MCMSH'S SI,OFFEET MONTH ;SI-STARTING ADDR. OF ARRAY *MONTH'
; DATA VALIDATION CHECKOM A MI . 29AMO WO .OWY JA - XA;
              DX, REGO RIMOM YARRA OTHI TERRIO = IR:
       MOV
       IN
              AL, DX CO YAMMA TO MICHAEL PATER CNTL REG
              AL,08H YARRA TATAG OTHE H; IS DCF=19
       TEST
              DSPLY
                                      :NO, DISPLAY DATE AND TIME
       JZ
       JMP
                                      :YES, INVALID DATE . . . READ AGAIN
; DISPLAY DATE AND TIME O = "SYAO NO SWEET" SE
                                      THUL JUME
DSPLY MOV
             AL, D_OF_W HALE AM ;AL = 'DAY OF WEEK'
              AL, 31H YARRA 'HTAG' OTM; CONVERT ASCII TO BCD JA, [IC]
       SUB
       MUL
              DAY_LEN
                                      ;AX = AL* (DAY_LEN) . . . CALCULATING OFFSET INTO
                                             ARRAY 'DAY' 8039.XC
       MOV
              BX, OFFSET DAY SYAC TO STARTING ADDR OF ARRAY DAY'
       ADD
              BX.AX YARRA TTAG OTM:BX = STARTING ADDR OF DAY STRING [10]
       MOV
              DX.0040H
                                      :DH AND DL PARAMETERS TO BE SENT TO BIOS
                                            DH = ROW DL = COL SIDER, KG
                       MOVE IT INTO 'DATE' ARRAY
```

STING 2		ASM (Continued)		ASM (Conti		1371116
	CALL	SET_CURSOR	;MOVE CURSOR TO ROW O, COL 4			
	CALL	DISPLAY BOT ROT	MAAA - C;DISPLAY THE DAY		VOM	
	MOA	BX, OFFSET DATE	;MOVE TO STARTING ADDR OF AR			
	MOV		INPUTS TENTHS OF SEC	AL, DK		
	CALL	SET_CURSOR	;SET CURSOR TO ROW 1, COL 48	X0		
	CALL	DISPLAY	,	CL,4		
	MOV	BX, OFFSET TIME	T SUCT TEAT; MOVE TO STARTING ADDR. OF A	RRAY 'DATI	E. THE	
	VOM	DX,0240H			CALL	
	CALL	SET_CURSOR	3040032 ;SET CURSOR TO ROW 2, COL 48	JA, JQ	VOM	
	CALL	DISPLAY	;DISPLAY THE TIME	XO		
			FUNCTION = SET TIME IN	. HOSO, HA	VOM	
MOVE (	CURSOR TO	O BOTTOM OF SCREE	INVOKE DOS ROUTINE NE	BIR	TMI	
	MOV	DX,1700H	;ROW = 24 COL. = 0000 OT MAUTE	OGRAM - R	MAIN PR	ND OF
	MOV	AH,2	:FUNCTION = MOVE CURSOR			
	MOV	BX,0			RET	
	INT		:INVOKE BIOS ROUTINE			
			- IMPUTS A 4-BIT BCD INTO AL, SHIRTS I		BCD' S	INF
WRITE	DATE TO		FOUR TIMES AND THEN ANOTHER 4-BIT BC			
			NUMBER IS INPUTTED.			
	MOV	AL, MON_NO	:MOVE IN MONTH NUMBER TO THE	SI = OFF	ENTRY:	
	MOV	DH, AL	:DH = MONTHS _ PARM FOR DOS R			
		SI, OFFSET DATE				
	ADD	SI,4	MOVE TO DAYS INTO ARRAY DA			
				AR		
	CALL	INP_BCD	;INPUT DAYS OF MONTH ;CONVERT BCD TO BINARY			
	CALL	CONVERT				
	MOA	DL,AL	;DL=DAYS _ PARM. FOR DOS RO			
	ADD		EHTER BOD NUMBERS	AL,[SI]		
	CALL	INP_BCD	;INPUT YEARS		VOM	
	CALL	CONVERT	SHIFT AL LEFT FOUR T	AD, GL		
	CBW		;MAKE AL INTO 16 BITS	IS		
	MOV	CX,076CH		Br'(RI)		
	ADD			BL, OFH		
	MOV	AH,02BH	A GOOD BTO; FUNCTION = SET DATE IN DOS	AL, BL		
	INT	21H	;INVOKE DOS ROUTINE	XD XD		
			RESTORE BK			
WRITE	TIME TO	DOS			RET	
					ENDP	P_BCD
****	MOA		;MOVE TO STARTING ADDR. OF A			
	CALL	INP_BCDITHT OT	TWO FACKED BORSUN TUPNI; E CONVERTED	UBROUTINE	ERI'' S	
	CALL	CONVERT	BINARY EQUIVALENT			
	MOV	CH, AL	;CH=HOURS _ PARM. FOR DOS	AL-CONTA	ENTRY:	
	ADD	SI,2	RY CONVERSION			
	CALL	INP_BCD	;INPUT MINUTES		**************************************	
	CALL	CONVERT		CONVERT	PUBLIC	
	MOV	CL,AL	;CL=MINUTES _ PARM. FOR DOS	HA	PROC NE	NVERT-
	ADD	SI,2	SAVE;	XA	PUSH	
	CALL	INP_BCD	;INPUT SECONDS	сх	PUSH	
			, 2312 02 0200100	CL,4	VOM	
			SHIFT AL RIGHT FOUR	AL, CL	SHR	
				and freeze		
				203		
			RESTORE CX	CX .	POF	
			RESTORE CX RESTORE CONTENTS OF A	CX BX PH,OAH	POP POP MOV	

```
DX, REGIDER TO ROCA SMITHATE OF EVOM: - ETAG TERTING ADDR OF AFRICA
     MOV
     IN
                            ;INPUTS TENTHS OF SECONDS HOMEO, XC
           CX an Job of World Nisave CX
     PUSH
     MOV
     SHL
         AL, CL SIA GO . SHA SHIFT AL LEFT FOUR TIMES
     CALL
           DL, AL 84 JOD S WOM OF S;DL=1/100 SECONDS
     MOV
     POP
           CX ;RESTORE CX
     VOM
           AH, O2DH
                            :FUNCTION = SET TIME IN DOS
           21H
     INT
                            :INVOKE DOS ROUTINE MARGE TO MOSTOR OF ROSENO EVON
END OF MAIN PROGRAM - RETURN TO DOS - JOS - WOR
     RET
; ''INP_BCD'' SUBROUTINE - INPUTS A 4-BIT BCD INTO AL, SHIFTS IT LEFT
                  FOUR TIMES AND THEN ANOTHER 4-BIT BCD 200 OT AFAG ATLAN
                  NUMBER IS INPUTTED.
    ENTRY: SI = OFFSET OF 'TIME' OR 'DATE' ARRAY
     OUTPUT: AL = CONTAINS TWO BCD NUMBERS
   ______
     PUBLIC INP_BCD TTAC YASSA OTHI SYAC OF EVON
INP_BCD PROC NEAR
     PUSH BX YMANIS OT G;SAVE BX
     PUSH CX MAITUON 200 NOV MEAS ;SAVE CX 0
     MOV AL,[SI]
                            ;ENTER BCD NUMBERS
                                                  SI,5
     MOV CL,4
                             SHIFT AL LEFT FOUR TIMES
     SHL
        AL, CL
     INC SI
     MOV BL,[SI]
                         ENTER ANOTHER BCD
     AND BL, OFH
                  ;CLEAR UPPER NIBBLE OF BL
         AL, BL GOO MI STAG TAR ; COMBINE BOTH BCD'S TOGETHER HELD HA
     OR
     POP CX
                  RESTORE CX
     POP BX
                             :RESTORE BX
     RET
INP_BCD ENDP
: ''CONVERT'' SUBROUTINE - TWO PACKED BCD NUMBERS ARE CONVERTED TO THEIR
                  BINARY EQUIVALENT
     ENTRY: AL = CONTAINS PACKED BCD NUMBERS
     OUTPUT: AL = BINARY CONVERSION
     PUBLIC CONVERT
CONVERT PROC NEAR SOC SOT MEAS _ SETUMIN = 10
     PUSH AX
                             :SAVE AX
     PUSH CX
                          ;SAVE CX
     MOV CL, 4
     SHR AL.CL
                             :SHIFT AL RIGHT FOUR TIMES
     POP CX
                             :RESTORE CX
         BX
     POP
                             RESTORE CONTENTS OF AX INTO BX
     MOV BH, OAH
     MUL
                             ;AX=BH*(MOST SIG. BCD DIGIT)
```

```
LISTING 2-RTCRD.ASM (Continued)
LISTING 2—RTCRD.ASM (Continued)
                                  =BINARY EQUIV. OF MOST SIG. BCD GOME YAJTEIG
   AND BL,OFH ;CLEAR OFF MOST SIG BCD DIGIT IN BL
      ADD AL, BL SECONTARD MAIN ; ADD BINARY EQUIV. OF BOTH BCD DIGITS WE MARK TELES.
     RET
                                                       ENTRY: NONE
CONVERT ENDP
;''SET_CURSOR'' SUBROUTINE - SETS THE CURSOR AT DESIRED POSITION. THE MAHOGELO DIJEUT
                     POSITION IS INDICATED BY DH, DL.
                    i.e. DH=ROW DL=COLUMN
    ENTRY: DX
    SET_CURSOR PROC NEAR
                          RESTORE REG. BX
                          ;FUNCTION=MOVE CURSOR
    MOV AH,2
                              ; n
     MOV BH, O
     INT 10H :INVOKE BIOS ROUTINE
                 "CF_LF" SUBROUTINE - PRODUCES A CARRIAGE RETURN AND LINE FEED ON THE
     RET
                                                SCREEN.
SET_CURSOR ENDP
: ''MOV_STR'' SUBROUTINE -
                              MOVES A STRING OF 3 CHARS. FROM THE 'MONTH'
                             ARRAY INTO THE 'DATE' ARRAY. THESE 3 CHARS.
                              REPRESENT A MONTH eg. MAR = MARCH. MAL MO DILLEUY
                                                           CR_LF PROC NEAR
    ENTRY: DI=OFFSET OF DATE
     SI=OFFSET OF MONTH XA MYAC:
    OUTPUT: DI,SI, BOTH INCREMETED BY 3 TOATRAD
          AX ALTERED
     PUBLIC MOV_STR
                                                       FOF AX
                              RESTORE AK
MOV_STR PROC NEAR
    MOV CX.3
                            ;MOVE CHARS. OF 'MONTH' ARRAY INTO GOVE WIL NO
LP1: MOV
          AL,[SI]
     MOV [D],AL
                              ; 'DATE' ARRAY
  INC DI
      INC
           SI
                                                               CODE ENDS
     LOOP LP1
     RET
: ''DISPLAY'' SUBROUTINE - DISPLAYS EITHER DAY. DATE. OR TIME
    ENTRY: BX = STARTING ADDR. OF 'TIME', 'DATE', OR 'TIME' ARRAY
    OUTPUT: AX, BX, CX ALTERED
     PUBLIC DISPLAY
DISPLAY PROC NEAR
                      ;LOAD CHAR. COUNTER
    MOV CX,12D
         AL,[BX]
DISP1: MOV
                              ;LOAD IN CHARS.
     CALL DISPCHAR ;DISPLAY CHARS.
      INC
     LOOP
          DISP1
          CR_LF ;<CR> AND <LF>
      CALL
      RET
```

```
LISTING 2—RTCRD.ASM (Continued)
DISPLAY ENDP COM DIR TROM TO .VILURE YRANIE =
"DISPCHAR" SUBROUTINE - INVOKES BIOS ROUTINE TO DISPLAY CHARACTER
     ON SCREEN
    ENTRY: NONE
  OUTPUT: AX ALTERED
     PUBLIC DISPCHAR ENT MOITIEGG GERIERG TA HORAUD ENT ETER - SMITUGRAUR "'ROERUD_TER":
DISPCHAR PROC NEAR . Id , Hd YM DETAOIGHI SI MOITISOT
     PUSH BX
                           ;SAVE REG. BX
     MOV BX,0
                     ;FUNCTION=WRITE TO SCREEN
    MOV AH,14
                          ;INVOKE BIOS ROUTINE ROSAUD_TER DIJEUT
     INT 10H
                           RESTORE REG. BX
     POP BX
     RET
DISPCHAR ENDP
;"CF_LF" SUBROUTINE - PRODUCES A CARRIAGE RETURN AND LINE FEED ON THE
; SCREEN.
 ENTRY: NONE
     _____
     PUBLIC CR_LF HOWAM = HAM . SO HEMOM A PHERRHARM
CR_LF PROC NEAR
    PUSH AX
                            ;SAVE AX HITHOM TO TESTEDELS
                            ; CARRIAGE RETURN
     MOV AL, ODH
     CALL DISPCHAR
                            :LINE FEED
     VOM
          AL, OAH
     CALL DISPCHAR
     POP
          AX
                            RESTORE AX
     RET
CR_LF ENDP OTHI YAMRA 'HIMOM' NO ERAHO EVOM;
                                              LPI: MOV AL,[SI]
START ENDP
                           END MAIN PROGRAM
CODE ENDS
   END
          START
                 : EMTRY: BX = STARTING ADDR: OF 'TIME', 'DATE', OR 'TIME' ARRAY
```



## Clocks with the Battery Backed Mode Selected

This application note describes how external oscillators may be used with the DP857x family of real time clocks, by using the "test mode" to configure the DP857x in the battery backed mode prior to starting the clock.

#### THE PROBLEM

In the battery backed mode, the external oscillator peak-to-peak voltage must not exceed the voltage at the  $V_{BB}$  pin. When the chip is first time powered up, it is in the single supply mode. The single supply mode references the oscillator inverter to  $V_{CC}$ . This means that in normal operation the OSC in pin needs to swing positively to about 3.5V minimum. If an external oscillator is set to the  $V_{BB}$  value, then its high going signal may not be high enough to trip the internal inverter. If the internal inverter doesn't pass the external signal, you cannot program the chip into the battery backed mode, because the internal OSC fail signal will always be set (catch-22).

#### THE SOLUTION

#### **General Description**

Select the test mode and disable the oscillator fail circuitry (refer to AN 589 in the Real Time Clock Handbook). Now, the battery backed mode may be selected independent of any oscillator signal. This action references the internal inverter to VBB. As a result, the inverter will pass the external oscillator signal which is set to the battery voltage plus one diode drop. Once the chip is operating in the battery backed mode, clear the "test mode" register and leave the test mode. The circuits of Figures 1 and 2 were used to check out this solution. Both the LP2951 and LM611 are available as mini-dip packages. The LP2951 is more expensive, but is designed to do this type of application and is fully compensated for temperature and voltage changes. As shown, the circuits provide for battery backed operation of the external oscillator and DP857x. The disadvantage is extra current drain from the battery. The advantage is that the user has complete control over the oscillator design and can temperature compensate as well as tune the oscillator for maximum accuracy. The external oscillator was implemented using a 74HC04 (see Figures 3 and 4). The 74HC device was chosen because it is specified to operate down to 2.0V. A commercial oscillator could be used as long as it can operate at the VBB voltage chosen by the user. Figure 5 is a set of curves of COUT versus CIN for a 32.768 kHz Pierce parallel resonant oscillator. These curves are helpful for choosing starting values for the oscillator to ensure reliable start up and nominal operation.




FIGURE 1. Voltage Regulator as a V<sub>CC</sub> Supply for an External Oscillator

TL/F/11846-1




FIGURE 2, LM611 as a V<sub>CC</sub> Supply for an External Oscillator was the sum applied blood




FIGURE 3. 32.768 kHz Oscillator using 'HC Inverter





FIGURE 4. 4.9152 MHz Oscillator using 'HC Inverter



#### DETAILED DESCRIPTION

Initialization procedure for first time power on:

- 1. Adjust output of voltage regulator to be 0.25V higher than V<sub>BB</sub>. This will make sure that D2 is reversed biased and the battery will not power the external oscillator when V<sub>CC</sub> is powered. For this case D1 and D2 are the same diodes (1N914). An alternate method is to use a Schottky diode for D1 and a 1N914 for D2. Then adjust the output of the voltage regulator equal to the battery. D3 is a Schottky diode (1N6263) that ensures the high level output of the oscillator is slightly lower than V<sub>BB</sub>.
- 2. Connect external oscillator to OSC IN pin, and leave
- Select the clock frequency by writing to bits D6,D7 of the Real Time Mode Register (RTMR).
  - Write a "1" to D7 of the Periodic Flag Register (PFR). This selects the test mode.
  - Write a "1" to D7 of the RAM/Test Mode Register located at address 0x1F of page 0. Other bits = 0. The oscillator fail flag is now disabled.
  - 6. Write "0" to D6 and "1" to D7 of the PFR. This action selects battery backed mode and test mode.
  - Start the clock by writing "1" to D3 of the RTMR. To check that the clock is actually running, read D3 of the RTMR and test that it is a "1".
  - 8. Clear the RAM/TEST Mode Register.
  - 9. Write "0" to D7,D6 of the PFR. You have now left the test mode and are in battery backed mode.
  - Read D3 of the RTMR and test for a "1". This is a double check that the clock is running.
  - 11. Continue your regular initialization of the chip.


The above concept could be applied to any chip that uses an oscillator and has separate VBB/VCC pins that require mode selection for battery/single supply operation.

#### 32.768 kHz Oscillator Hints for a Pierce Parallel Resonant Circuit

The below curves are a plot of C<sub>OUT</sub> versus C<sub>IN</sub> for constant Load Capacitance (C<sub>L</sub>). The load capacitances selected show the typical range specified by various manufacturers.

The expression for calculating  $C_L$  is  $\frac{1}{C_L}$ 

Where COUT is usually greater than CIN



Refer to AN-588 for additional information.

The initial screen output is shown in Message 1. Before 2 anually gou are in the 10 ms interrupt mode. Figure 2n age, a message should appear (see Message 2). Once the

'Low Battery Bit! Test

### DP8570A Experiments to Test the Low Battery Bit or Generate a Periodic Interrupt

National Semiconductore 4 work and 10 Application Note 894 and Tuo 10 to 10 a s Milt Schwartz



Where Cour is usually greater than City

#### SUMMARY

This application note describes two experiments. One experiment allows the user to check that the low battery bit is working correctly. The other allows the user to generate a 10 ms periodic interrupt.

A program named RTC, written in Microsoft™ Quick C version 1, is used for both experiments. The code works with the circuit shown in *Figure 3*. This circuit is a general purpose interface for use with an IBM® PC-XT® or PC-AT® (or equivalent). Keyboard entries may be either upper or lower case, but the underscores must be included.

Type rtc to execute the program, then follow the instructions on the monitor

#### LOW BATTERY BIT EXPERIMENT

Equipment: Variable lab supply or 20k pot, center tapped to the V<sub>BB</sub> pin.

An oscilloscope with 10 M $\Omega$ , 10 pF probe or higher impedance.

The initial screen output is shown in Message 1. Before selecting the LOW\_BATT\_BIT mode, set the voltage at the V\_BB pin to about 2.5V. If V\_BB is GND or too low a voltage, a message should appear (see Message 2). Once the LOW\_BATT\_BIT mode is running, you should see screen output (see Message 3). The status of the low battery bit is displayed in the lower left of the monitor. A value of 0 indicates V\_BB is higher than the internal threshold detector. A value of 40 indicates the low battery bit is set.

Monitor the waveform at the OSC OUT pin. Observing the peak-to-peak voltage of this waveform is the only way to know that the DP8570A is in the battery backed mode, unless the test mode is selected. The waveform is sinusoidal in form and swings within 0.6V of  $V_{BB}$  and ground. Refer to Figures 1a, 1b, 1c.

Vary the  $V_{BB}$  voltage slowly as you approach 2.3V. If the  $V_{BB}$  voltage gets too low (less than 1.8V) the oscillator may stop. During the low battery bit mode, if  $V_{BB}$  is grounded or a too low a voltage, you will not get any indication on screen. If you hit the spacebar and re-enter the LOW\_BATT\_BIT mode, Message 1 warning will appear on the monitor.

#### 10 mS INTERRUPT EXPERIMENT

Equipment: An oscilloscope is needed to monitor the INTR

Before starting this section of the program, connect V<sub>BB</sub> to ground. The INTR\_10 ms code configures the DP8570A in the Single Supply mode. Message 4 is output to the monitor indicating you are in the 10 ms Interrupt mode. *Figure 2a* shows expected waveforms for a PC-XT (4.77 MHz); *Figure 2b* a 386/33 MHz AT.

Check that the Oscillator has started.

If you don't get osc running in 5 seconds, the program will abort

The Oscillator is running. The Clock is started.

You may choose the

'Low Battery Bit' Test or

'the 10ms Interrupt' Test or

'END to return to DOS'

Type in your choice in the following format, then hit ENTER:

Choices are:

LOW\_BATT\_BIT or

INTR\_10ms or

END to exit the Program

Enter your choice now:

Message 1: Initial Screen Display (Normal Operation)

Watch out! VBB is at Ground or some illegal value

VBB voltage should be between 2.2V and VCC - 0.4V

#### Message 2: VBB Warning

Battery backed mode selected.
Check waveform at osc out to see if referenced to the battery voltage


Peak value should be less than the battery voltage


Adjust voltage on VBB pin while monitoring screen.

The bottom left side of the screen will display zero if VBB > threshold (about 2.1 volts), or 40 if VBB < threshold.

This test may be ended by hitting the space bar.

#### Message 3: Normal Message after Selecting LOW\_BATT\_BIT






Conditions:
INTR\_10 ms chosen
Vae = 0V
VCC = 5V
(default to single supply mode)

Ves = sav Vcc = sv

FIGURE 1d


3



The Oscillator is running. The Clock is started.


Now you are in the lOms\_Interrupt mode

Use an oscilloscope to view the waveform at the INTR pin
Hit spacebar to return to 'Selection Menu'



ECCCES Signal fixme

SERECISE REPLY & B out odgs competier



```
* This program has two parts:
 * Part 1 allows testing the Low Battery Bit, in the Batt Back Mode. *
 * Part 2 initializes the 10 millisecond periodic interrupt. * part 2
 * Also, it delays clearing the INT, after polling the int flag in
 * the 'MSR' for the purpose of observing the output on an Oscilloscope. *
 * ***********************
                                                            Case LOW BATT BIT:
 #include <stdio.h>
 #include <conio.h>
                       /* Call 'init' function */
 #include <time.h>
                       /* Call 'batbak' function */
 #include <graph.h>
            0x300
 #define MSR
                     /* main status register
 #define PFR
            0x303
                    /* periodic flag register
                    /* real time mode register
 #define RTMR 0x301
 #define IRR
             0x304
                     /* interrupt routing register
                    /* output mode register 8
 #define OMR
             0x302
                     /* interrupt control register 0
 #define ICRO 0x303
 #define ICR1 0x304
                     /* interrupt control register 1
 #define TCRO 0x301
                     /* timing control register 0
                     /* timing control register 1
 #define TCR1 0x302
 #define TESTR 0x31F
                     /* Test Mode register
 enum { LOW BATT_BIT, INTR_10ms, END } mode;
 char buf[80];
 char *mode_str[] = { "LOW_BATT_BIT", "INTR_10ms", "END" };
 main()
 char *input;
 int i;
 /* Initialize the RTC, select 32.768KHz.
                                                   Conditions temperature/*
 /* The following while loop tries to start the clock
 /* and tests the osc fail bit to see that the oscillato */
 /* is running. The oscillator must be running in order
 /* to configure the DP857X for battery back mode
 clearscreen( GCLEARSCREEN);
 printf("\n\t Check that the Oscillator has started.");
 printf("\nIf you don't get osc running in 5 seconds, the program will abort\n")
 printf("\n\nYou may choose the 'Low Battry Bit' Test\tor");
                   'the 10ms Interrupt' Test\tor");
 printf("\n
                                                   settestposition((("0):
                            'END to return to DOS'
 printf("\n
 outp(MSR.0):
 mode = -1;
                                                 clearscreen( GCLEARSCREEN);
                                  printf("\n\t Battery backed mode selected.");
 do {
   while (mode != LOW_BATT_BIT && mode != INTR_10ms && mode != END)
printf("\n\nType in your choice in the following format, then hit ENTER:");
```

TL/F/11847-8

```
for (i=0; i<=3; i++)
   if (!strcmpi(input, mode str[i])) of red brooselills of end sevilable to the sevilable to mode = i;
              * the 'MSR' for the purpose of observing the output on an Oscilloscope
  switch(mode)
case LOW BATT BIT:
init();
                              /* Call 'init' function */
batbak();
                              /* Call 'batbak' function */
                                                                #include <graph.h>
mode = -1;
break;
                               /* periodic flag register ...
case INTR 10ms:
                                  /* real time mode register
                            /* Call init routine */
/* Call intr Routine */
                                                               #define IRR 0x304
init();
                                                               #define OMR 0x302
#define ICRO 0x303
#define ICRI 0x304
intr();
                            /* interrupt control register 0
/* interrupt control register 1
mode = -1;
break:
case END:
printf("\n This is the END of the Program");
} while (mode != END);
batbak()
/* This program configures the DP857X 32.768KHz oscillator
   Conditions: Vcc = 5V, VBB = 3.0V (adjustable),
  T = ambient temperature
                               /* The following while loop tries to start the clock
                      outp(MSR. 0x40);
  outp(ICR1,0x80);
  outp(MSR,0);
                                                      clearscreen(_GCLEARSCREEN);
  outp(PFR.0);
                       /* select battery backed mode
                             printf("\n\t Check that the Oscillator has started.");
  if(inp(IRR) & 0x40)
                     printf("\nlf you don't get osc running in 5 seconds, the progra
     clearscreen( GCLEARSCREEN);
     settextposition(11,15);
    printf("Watch out! VBB is at Ground or some illegal value");
     settextposition(13,15);
    printf("VBB voltage should be between 2.2V and VCC - 0.4V");
     settextposition(24,0);
    mode = -1;
    exit();
   clearscreen( GCLEARSCREEN);
  printf("\n\t Battery backed mode selected.");
  printf("\n\t Check waveform at osc out to see if referenced");
  printf("\n\t to the battery voltage.\n\t Peak value should be less");
  printf(" than the battery voltage\n");
                                         cintf("\n\nType in your choice in the
                                                                           TL/F/11847-9
```

```
printf("\n\n"); moltaslishtint moltomit *\
  printf("\n\t Adjust voltage on VBB pin while monitoring screen.");
  printf("\n\t The bottom left side of the screen will display zero");
  printf("\n\t if VBB > threshold (about 2.1volts),");
  printf("\n\t or 40 if VBB < threshold.");
  printf("\n\t This test may be ended by hitting the space bar.");
                                         /* select bank 0 (mit 0*/mit OksOwrig int
  printf("\n\n\n");
  outp(MSR, 0);
  while(!kbhit()) neswied somersilb .smlt silsb */
   settextposition(24,0);
   printf("%x",inp(IRR) & 0x40); /* display low batt bit */
                   /* select page 0, register bank 0
                                /* select test mode
  getch();
                                                                   outp(PFR, Ox46);
}
  intr()
                      /* issue start clock command
  {
      int i;
      i = 0;
                                       all pending interrupts */
                             /* clear all pending interrupts
   outp(MSR, 0x3E);
   outp(PFR, 0x40); good ellew at yata 1 ht %
   outp(TCRO,0);
                                                            outp(MSR, Ox40);
outp(RTMR, Ox08)/*
   outp(TCR1,0);
                     /* select per. intr to intr pin
/* select register bank 1
/* intr = push pull active lo
   outp(IRR, 0x1D);
                                                             rtmr = inp(RTMR/*s 8;
outp(MSR,0); /*
   outp(MSR, 0x40);
   outp(OMR, 0x8);
                                                            pfr = (inp(PFR)\texts);
                            /* select 10ms periodic intr
   outp(ICRO, 0x10);
                                                               irr = inp(IRR);
   outp(ICR1,0x80);
    printf("\n\Now you are in the 10ms_Interrupt mode");
    printf("\nYou can use Oscilloscope to view the waveform");
    printf("\nHit spacebar to return to 'Selection Menu'");
                                                        printf("\nThere is somethin
    for (i=0; (i < 1300) && ((inp(MSR) & 0x05) != 5); i++)
     orintf("/n/t The Oscillator is running, The Clock is started.");
    printf("\nThere is something WRONG !!");
printf("\n Please check the Voltage at the VBB pin");
    exit();
 else
                                      /* this loop is for
  for(i=0; i < 300; i++)
                                      /* viewing the waveform
  /* The value in the 'FOR' loop is dependent on the speed of
  /* the Processor. The value '200' in this example is for
  /* the PC/XT running at 4.7 MHz.
                                              /* clear per intr
   outp(MSR, 0x3E);
  } while (!kbhit());
  getch();
```

TL/F/11847-10

```
init ()
                                           /* function initialization (*/m/m/) limiting
                  or intelleting strate volume seems on very service screen.");
/* This function selects 32 KHz Oscillator and attempts to start the * //a//)liming
* clock. Check for 'OSC Running'. If not running, output message * ///// * 'Harware Problem, not running'. Return to DOS.
unsigned long int dt;
int pfr=0x40,rtmr=0, irr; 0 %ned tosles *\
time_t t1, t2;
dt = 0;
                                /* delta time. difference between //
/* the start & stop time. */
(0,41)00*/10093001308
                                                                       while(!)chiat(*)
                                /* start time. ((0*x0 % (RRI)gnl, "x*")))
                /* display low batt bit */
                                                                        */
                                /* select page 0, register bank 0
 outp(MSR.0);
 outp(PFR, 0xCO);
                                /* select test mode
                                                                        */
                               /* clear test register
 outp(TESTR.O);
 outp(PFR, 0x40);
                                /* deselect test mode
 outp(MSR, 0x40);
 outp(ICR1,0x80);
 outp(RTMR,8);
                                /* issue start clock command
 time(&t1);
                                                                            int is
while(((pfr == 0x40)||(rtmr == 0)) && dt <5)
                                                                       outp(PFR, Ox40*;
                                     /* if 1 stay in while loop
                                                                         outp(TCRO, 0);
 outp(MSR, 0x40);
                                                                        *y(0,190T)gtuo
                                             /* select bank 1
 outp(RTMR, 0x08);
                         mlg admi od/* select 32KHz, start clock
                                                                      outp(IRR, 0x17*; \
                         /* get start/stop bit
/* select bank 0
 rtmr = inp(RTMR) & 8;
                                                                      outp(MSR, Ony*);
 outp(MSR, 0);
                                                                       */SxO ,9MO)qtuo
                                                                      outp(ICRO,OMY#);
 pfr = (inp(PFR)&0x40);
                           * get osc fail bit
 irr = inp(IRR);
                                                                      outp(ICR1,0x80);
 time(&t2);
                               printf("\n\Now you are in the 10ms interrupt mode");
 dt = t2 - t1;
                         orints("\nYou can use Oscilloscope to view the waveform");
                            printf("\niiit spacebar to return to 'Selection Menu'");
 if (dt == 5)
printf("\nThere is something wrong with the Harware !"); exit(0);
printf("\n\t The Oscillator is running. The Clock is started."); (0021 == 1) %1
                                            printf("\nThere is something WRONG !!");
}
                              11-1847-Triff("\n Please check the Voltage at the VBB pin");
                            /* this loop is for
                       /* viewing the waveform
                         /* The value in the 'FOR' loop is dependent on the speed of /* the Processor. The value '200' in this example is for
                                                      /* the PC/XT running at 4.7 MHz.
```

National Semiconductor Application Note 895 Milt Schwartz



This application note describes a method for changing the battery on any of the DP857X family members while power is applied. The method involves use of the test mode. The clock remains running so that no time is lost.

#### THE PROBLEM

Your in the battery backed mode and the low battery bit has turned on (logic Hi). The battery needs to be changed but you don't want to lose time or have to re-initialize the clock.

#### THE SOLUTION

Netsi

Assuming that the clock is still running (start/stop bit in the Real Time Mode Register = '1'), do the following sequence:

- Write a '1' to bit D7 of the Periodic Flag Register (PFR).
   Now you are in the Test Mode.
- Write '1' to bit D7 of the Test Register (address Hex 1F in page 0), all other bits are '0'. This action disables the OSC FAIL bit.
- Write a '1' to bit D6 of the PFR. This action changes the RTC from battery backed mode to single supply mode.
- 4. Now the battery can be changed. If the change takes place within a half minute or so, the V<sub>BB</sub> pin can be left floating for that time. If the battery is soldered in such that many minutes will occur, then temporarily connect V<sub>BB</sub> to ground until the new battery is ready for installation.
- After the battery is connected, to return to battery backed mode:
  - 5.1 Write '0' to all bit positions of the Test Register (address Hex 1F in page 0).

5.2 Write '0' to bits D6 and D7 of the PFR. This write returns the chip to the battery backed mode.

### WHY CAN'T I SWITCH FROM BATTERY BACKED TO SINGLE SUPPLY UNDER NORMAL OPERATION?

Steps 1 thru 4 need to be done because a "glitch" can occur in the oscillator fail circuitry when switching from battery backed mode to single supply mode. This glitch can momentarily cause an OSC FAIL condition which stops the clock and sets the OSC FAIL bit (D6 in the PFR). The reason for entering the test mode is that this is the only way the OSC FAIL bit can be disabled.


#### **HOW THE GLITCH OCCURS**

In battery backed mode, the oscillator fail circuitry is powered by an internal voltage follower referenced to  $V_{\rm BB}.$  When the single supply mode is selected, this voltage follower is disabled and the oscillator fail circuitry instantaneously sees the  $V_{\rm CC}$  voltage. Bench tests indicate that the magnitude of the change is what causes the glitch, thus stopping the clock. If the difference between  $V_{\rm BB}$  and  $V_{\rm CC}$  is reduced, then the clock does not stop.

Example: If  $V_{BB}$  is 2.5V and  $V_{CC}$  is 5.0V then the clock continues running if you switch from battery backed mode to single supply mode. However, if  $V_{BB}$  is 2V and  $V_{CC}$  is 5V then the clock will stop when you switch from battery backed mode to single supply mode.

#### **TEST CONDITIONS**

Bench tests were made using a PC-AT® 386/33 MHz. The DP8570 was interfaced to the PC using the circuit shown in *Figure 1*.








FIGURE 1. General Purpose Interface to IBM® PC-XT® or PC-AT® for Experiments

Note: This socket to be used with a header for component

32.768/32.0 kHz

4.194304 MHz

4.9152 MHz

15

36. 68

36

47

68

TL/F/11848-1



Section 4 Contents
Physical Dimensions
Bookshelf

Section 4

Appendices/
Physical Dimensions




### **Section 4 Contents**


Physical Dimensions 4-3
Bookshelf
Distributors


Section 4
Appendices/
Physical Dimensions


All ullionalona are in monea (millimeters)




## 16 Lead Ceramic Dual-in-Line Package NS Package Number J16A












## 24 Lead (0.300" Wide) Molded Dual-in-Line Package has 9 belief bee 02 NS Package Number N24C



# 28 Lead (0.600" Wide) Molded Dual-in-Line Package NS Package Number N28B



### 20 Lead Molded Plastic Leaded Chip Carrier and Molded Chip Chip Carrier



### 28 Lead Molded Plastic Leaded Chip Carrier NS Package Number V28A

